EECS403000 Computer Architecture Spring, 2023 Homework 1

(1),

(a) (6 points)

iter: InsC: 46, CycC: 85 recur: InsC: 136, CycC: 245

Recursive execution to store additional register value into the stack(more instructions), thus introducing additional time to access memory. The execution time will rise in this example.

(b) **(6 points)**

iter:

CPI = Cycle count / Instruction count

Substituting the given values, we get: 85 / 46 = 1.85

To calculate the execution time of a program with the given information and a clock rate of 2 GHz, we can use the following formula:

Execution time = Cycle count / Clock rate

The clock rate is given as 2 GHz, which means the clock cycle time is 1/2 GHz = 0.5 nanoseconds.

Substituting the values in the formula, we get: 85 * 0.5ns = 42.5ns

recur:

245 / 136 = 1.80245 * 0.5ns = 122.5

(c) (6 points) a0, a0

(d) (10 points)

optimization levels, -O0		optimization levels, -O1	
For Factorial_iter	For Factorial_recur	For Factorial_iter	For Factorial_recur
InsC: 150	InsC: 242	InsC: 36	InsC: 145
CycC: 287	CycC: 411	CycC: 69	CycC: 222
CPI: 1.913	CPI: 1.698	CPI: 1.917	CPI: 1.531


-O0: Do not optimize; -O1: Optimize for speed. -Og: Optimize for speed with better debuggability than -O1


Compared with -O0, -O1 decreased InsC and CycC.

Details about GCC optimization options: Options That Control Optimization


1. Factorial iterative

A. Opt: -Og






C. Opt: -01




2. Factorial recursive






B. Opt: -00



C. Opt: -01



(e) (12 points)

i. (4 points)

CISC vs RISC:

- Instruction Set: CISC processors have a large number of complex instructions that can perform multiple operations in a single instruction. RISC processors have a smaller number of simple instructions that perform only one operation in each instruction. This makes RISC instructions simpler and faster to execute, but CISC instructions can sometimes be more efficient in terms of code size.
- Hardware Complexity: CISC processors are generally more complex than RISC processors, because they have to support a larger number of instructions. This means that CISC processors require more transistors and other hardware components than RISC processors, which can make them more expensive and harder to design.
- Pipeline Efficiency: RISC processors are designed to execute instructions in a pipeline, which means that they can start executing the next instruction before the current instruction has finished. This can make RISC processors more efficient than CISC processors in terms of execution time.
- Memory Usage: CISC processors typically require more memory than RISC processors, because their instructions are larger and more complex. This can make CISC processors less efficient in memory-constrained systems.
- Power Consumption: RISC processors are generally more power-efficient than CISC processors, because their simpler instructions require less power to execute. This makes RISC processors more suitable for mobile and battery-powered devices.

ii. (4 points)

	IC	CPI	Cycle time
RISC	more	less	same
CISC	less	more	

```
iii.
         (4 points)
         0.65*1.25 = 0.8125 < 1
          40\%*0.65*(30\%/40\%)*1.25 = 24.375\% < 30\% (cycles)
(f) (10 points)
         (4 points)
         Pipeline:(T refers to time)
         T1
                 T2
                        T3
                               T3
                                      T4
                                             T5
                                                    T6
         i++;
                 sum *= i;
                 i++:
                        sum *= i;
                        i++;
                               sum *= i;
                               i++;
                                      sum *= i;
                                      i++; sum *= i;
```

Although the number of cycles is equal, the pipeline will always have n+1 cycles, where n= total cycles(instructions)/stages. Here, we can only reach at most speedup ≈ 2 .

instruction obs on simulator performance meter view:

mulw a4,a4,a5 : 1 cyc c.addiw a5,1 : 1 cyc

c.nop: 1 cyc

bge a0,a5,0x104b0 <iter+8>: 4 cycs

ii, (6 points)

O1:

Execute a for loop: 7 cycles, so the cycles except for loop in iter() are: 85-7*10 = 15

3 stages procedure:

- 1. Let Process A do 1 * 1 * 2, B do 3 * 4 * 5, C do 6 * 7 * 8, D do 9 * 10
 - \circ takes 2 multiplications(loops), total 2*7 = 14 cycles
- 2. Process B do result A * result B, D do result C * result D
 - \circ takes 1 multiplication(loop), total 1*7 = 7 cycles
- 3. Process D do result B * result D
 - \circ takes 1 multiplication(loop), total of 1*7 = 7 cycles

Parallel takes: 15 + 14 + 7 + 7 = 43 cycles

- => reduced 42 cycles
- \Rightarrow percentage reduction 42/85 = 49%

Q2:

No, iter() function has instructions other than computation, since the result of computation needs to be merged the speedup of 4 cannot be achieved.

(2), (25 points)

(a) Follow the link https://nanoreview.net/en/soc-list/rating, try to finish the table below.

Core-Name	Peak frequency of the most performant block of cores (MHz)				
Core-ivallie	Cortex-X3	Cortex-A715	Cortex-A710	Cortex-A510	
Snapdragon 8 Gen 2			2800	2000	
Core-Name	Peak frequency of the most performant block of cores (MHz)				

	Everest	Sawtooth	
Apple A16			
Bionic	3460	2020	

(b) Assuming Joe is a wealthy student, he uses both his Samsung Galaxy S23 Plus and Apple iPhone 14 Pro Max to run a speech recognition program, such as "Ok Google" and "Hey Siri", with an equal number of 1742722 words. How long would it take for the program to complete on both devices?

Speech Recognition	Seconds
Samsung	14180
Apple	12290

(c) Given that the program described in question (b) runs on a single core only, specifically the Snapdragon Coretex-X3 for Samsung and Everest for Apple, and there are no other overheads, how many clock cycles does each core take to run the program on both mobile phones?

Speech Recognition	Seconds	Frequency	Clocks (Million)
Samsung	14180	3200	45376000
Apple	12290	3460	42523400

(d) Based on (a) and (c), Joe has executed a self-defined program and obtained the CPI for both of the mobile phones, as presented below. Please fill the table below. According to Avg. Ins. time (high freq.), which processor is faster?

Self-defined program	СРІ	The highest frequency MHz		(high freq.)	Avg. Ins. time (low freq.) (10^-6)
Samsung	0.9	3200	2000	0.00028125	0.00045
Apple	3.1	3460	2020	0.0008959537 572	0.0015346534 65

(e) Using the benchmarks of image compression and speech recognition provided in the results table, calculate the relative performance of the two mobile phones with each phone as the reference for comparison. Complete the following table and summarize the performance results by calculating the arithmetic mean of the performance ratios of the two benchmark programs. Please show the calculation procedure.

Reference	Performance ratio	
	Samsung	Apple
Samsung	1	1.0613

calculating process:

ing process.		
Task	Samsung	Apple
Image compression performance	251.3	243.5
Speech recognition performance	122.9	141.8
performance ratio	1	$\left(\frac{243.5}{251.3} + \frac{141.8}{122.9}\right) \frac{1}{2} = 1.0613$

(3),

(a) According to the eight great ideas of computer architecture: Make the Common Case Fast

According to textbook 1.2 'Make the Common Case Fast,' it is common practice to optimize the most frequent case in order to speed up the overall performance. Therefore, we would like to prioritize optimizing the instructions of class C, which have the highest proportion and are the most common in the entire program.

(b)
$$p = \frac{0.45*3 + 0.2*3}{0.1*2 + 0.25*1 + 0.45*3 + 0.2*3} = \frac{1.95}{2.4} = 0.8125$$

$$S_{latency} = \frac{1}{(1 - p) + \frac{p}{s}}$$

$$= \frac{1}{(1 - 0.8125) + 0.8125/1.5}$$

(4),

 $\begin{aligned} \textit{Clock cycles} &= \textit{CPI}_{\textit{fp}} \times \# \textit{ of FP instr.} &+ \textit{CPI}_{\textit{int}} \times \# \textit{ of INT instr.} &+ \textit{CPI}_{\textit{l/s}} \times \# \textit{ of L/S instr.} \\ &+ \textit{CPI}_{\textit{branch}} \times \# \textit{ of BRANCH instr.} \end{aligned}$

$$T_{CPII} = clock \ cycles \ / \ clock \ rates$$

Clock cycles =
$$(4 \times 75 + 3 \times 120 + 5 \times 70 + 1 \times 45) \times 10^6 = 1055 \times 10^6$$

$$\frac{T_{CPU \, new}}{T_{CPU \, old}} = \frac{clock \, cycles_{new}}{clock \, cycles_{old}} = \frac{1}{2}$$

To have the number of clock cycles by improving the CPI of FP instructions: $\begin{aligned} \textit{CPI}_{fp \ improved} \times \# \ of \ \textit{FP instr.} &+ \ \textit{CPI}_{int} \times \# \ of \ \textit{INT instr.} &+ \ \textit{CPI}_{l/s} \times \# \ of \ \textit{L/S instr.} \\ &+ \ \textit{CPI}_{branch} \times \# \ of \ \textit{BRANCH instr.} &= \ \textit{clock cycles} \ / \ 2 \end{aligned}$

$$\begin{split} \mathit{CPI}_{\mathit{fp \, improved}} = \left(\mathit{clock \, cycles} \, / \, 2 \, - \, \left(\mathit{CPI}_{\mathit{int}} \times \# \, \mathit{of \, INT \, instr.} \right. \, + \, \mathit{CPI}_{\mathit{l/s}} \times \# \, \mathit{of \, L/S \, instr.} \\ + \, \, \mathit{CPI}_{\mathit{branch}} \times \# \, \mathit{of \, BRANCH \, instr.} \, \right) / \, \# \, \mathit{of \, FP \, instr.} \\ \mathcal{CPI}_{\mathit{fp \, improved}} = \frac{527.5 - 755}{75} < \, 0 \end{split}$$

☐ impossible

(b)
$$\frac{\frac{T_{CPU\,new}}{T_{CPU\,old}}}{\frac{4\times75\times0.71+3\times120\times0.71+5\times70\times0.44+1\times45\times0.44}{4\times75+3\times120+5\times70+1\times45}} = 0.61$$

☐ reduced by 39%