RV64i Base Integer Instructions

Opcode	Instruction	Fmt	Example	9	Description	Notes
li	load immediate	*	li	a0, 2	addi a0, zero, 2	pseudo
la	load address	*	la	a0, symbol	a0 = symbol	pseudo, 2 instr
add	add	R	add	a0, a1, a2	a0 = a1 + a2	
sub	subtract	R	sub	a0, a1, a2	a0 = a1 - a2	
xor	bitwise exclusive or	$_{\rm R}$	xor	a0, a1, a2	a0 = a1 ^ a2	
or	bitwise or	$_{\rm R}$	or	a0, a1, a2	a0 = a1 a2	
and	bitwise and	R	and	a0, a1, a2	a0 = a1 & a2	
sll	shift left logical	R	sll	a0, a1, a2	a0 = a1 << a2	
srl	shift right logical	R	srl	a0, a1, a2	a0 = a1 >> a2	
sra	shift right arith*	R	sra	a0, a1, a2	a0 = a1 >> a2	sign-extends
slt	set less than	R	slt	a0, a1, a2	a0 = (a1 < a2) ? 1 : 0	bigii extends
sltu	set less than (u)	R	sltu	a0, a1, a2 a0, a1, a2	a0 = (a1 < a2) ? 1 : 0 a0 = (a1 < a2) ? 1 : 0	unsigned
	add immediate	I	addi		a0 = a1 + 2	unsigned
addi	xor immediate	I	!	a0, a1, 2		
xori	1		xori	a0, a1, 2	a0 = a1 ^ 2	
ori	or immediate	I	ori	a0, a1, 2	a0 = a1 2	
andi	and immediate	I	andi	a0, a1, 2	a0 = a1 & 2	
slli	shift left logical imm	I	slli	a0, a1, 2	a0 = a1 << 2	
srli	shift right logical imm	I	srli	a0, a1, 2	a0 = a1 >> 2	
srai	shift right arith imm	I	srai	a0, a1, 2	a0 = a1 >> 2	sign-extends
slti	set less than imm	I	slti	a0, a1, 2	a0 = (a1 < 2) ? 1 : 0	
sltiu	set less than imm (u)	I	sltiu	a0, a1, 2	a0 = (a1 < 2) ? 1 : 0	unsigned
mv	move (copy)	*	mv	a0, a1	addi a0, a1, 0	pseudo
neg	2s-complement negation	*	neg	a0, a1	sub a0, zero, a1	p seudo
not	bitwise not	*	not	a0, a1	xori a0, a1, -1	pseudo
1b	load byte	I	lb	a0, 1(a1)	a0 = M[a1+1] (8 bits)	
1h	load half	I	lh	a0, 2(a1)	a0 = M[a1+2] (16 bits)	
lw	load word	I	lw	a0, 4(a1)	a0 = M[a1+4] (32 bits)	
ld	load double word	l I	ld	a0, 8(a1)	a0 = M[a1+8] (64 bits)	
lbu	load byte (u)	I	lbu	a0, 1(a1)	a0 = M[a1+1] (8 bits)	zero-extends
lhu	load half (u)	I	lhu	a0, 2(a1)	a0 = M[a1+2] (16 bits)	zero-extends
lwu	load word (u)	I	lwu	a0, 4(a1)	a0 = M[a1+4] (32 bits)	zero-extends
1{b h w d}	load global	*	1d	a0, symbol	a0 = M[symbol]	pseudo, 2 instr
sb	store byte	S	sb	a0, 1(a1)	M[a1+1] = a0 (8 bits)	pocuuo, 2 mon
sh	store half	S	sh	a0, 2(a1)	M[a1+2] = a0 (16 bits)	
sw	store word	S	sw	a0, 4(a1)	M[a1+4] = a0 (32 bits)	
sd	store double word	S	sd	a0, 4(a1)	M[a1+4] = a0 (32 bits) M[a1+8] = a0 (64 bits)	
		*	!	•		manuda 2 ingtn
s{b h w d}	store global		sd	a0, symbol, t0	M[symbol] = a0 (uses t0)	pseudo, 2 instr
beq	branch if =	В	beq	a0, a1, 2b	if (a0 == a1) goto 2b	
bne	branch if ≠	В	bne	a0, a1, 2f	if (a0 != a1) goto 2f	
blt	branch if <	В	blt	a0, a1, 2b	if (a0 < a1) goto 2b	
ble	branch if ≤	*	ble	a0, a1, 2f	bge a1, a0, 2f	pseudo
bgt	branch if >	*	bgt	a0, a1, 2b	blt a1, a0, 2b	pseudo
bge	branch if ≥	В	bge	a0, a1, 2f	if (a0 >= a1) goto 2f	
bltu	branch if < (u)	В	bltu	a0, a1, 2b	if (a0 < a1) goto 2b	unsigned
bleu	branch if \leq (u)	*	bleu	a0, a1, 2f	bgeu a1, a0, 2f	unsigned, pseudo
bgtu	branch if > (u)	*	bgtu	a0, a1, 2b	bltu a1, a0, 2b	unsigned, pseudo
bgeu	branch if \geq (u)	В	bgeu	a0, a1, 2f	if (a0 >= a1) goto 2f	unsigned
beqz	branch if $= 0$	*	beqz	a0, 2b	if (a0 == 0) goto 2b	pseudo
bnez	branch if $\neq 0$	*	bnez	a0, 2f	if (a0 != 0) goto 2f	pseudo
bltz	branch if < 0	*	bltz	a0, 2b	if (a0 < 0) goto 2b	pseudo
blez	branch if ≤ 0	*	blez	a0, 2f	if (a0 <= 0) goto 2f	pseudo
bgtz	branch if > 0	*	bgtz	a0, 2b	if (a0 > 0) goto 2b	pseudo
bgez	branch if > 0	*	bgez	a0, 2f	if (a0 >= 0) goto 2f	pseudo
jal	jump and link	J	jal	ra, label	ra = pc+4; jump to label	
jalr	jump and link reg	I	jalr	ra, al	ra = pc+4; jump to a1	
call	call subroutine	*	call	label	ra = pc+4; jump to label	
	jump	*		label	jump to label	
j		U	j lui	a0, 1234	a0 = 1234 << 12	
			1 1117	au. 1234	au = 1234 << 12	I
lui	load upper imm				a0 = ma + (1004 << 10)	
lui auipc	add upper imm to pc	U	auipc	a0, 1234	a0 = pc + (1234 << 12)	
lui					a0 = pc + (1234 << 12) system call (calls the OS) break to debugger	

RV64m Multiply Extension

Opcode	Instruction	Fmt	Example		Description	Notes	
mu1	multiply	R	mul	a0, a1, a2	a0 = a1 * a2		
mulh	multiply high	R	mulh	a0, a1, a2	a0 = a1 * a2 (high bits)		
mulsu	multiply high (s*u)	R	mulsu	a0, a1, a2	a0 = a1 * a2 (high bits)	a1 signed, a2 unsigned	
mulu	multiply high (u)	R	mulu	a0, a1, a2	a0 = a1 * a2 (high bits)	unsigned	
div	divide	R	div	a0, a1, a2	a0 = a1 / a2		
divu	divide (u)	R	divu	a0, a1, a2	a0 = a1 / a2	unsigned	
rem	remainder	R	rem	a0, a1, a2	a0 = a1 % a2		
remu	remainder (u)	R	remu	a0, a1, a2	a0 = a1 % a2	unsigned	

Registers

Register	ABI Name	Description	Saver
x0	zero	Zero constant	_
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	_
x4	tp	Thread pointer	_
x5-x7	t0-t2	Temporaries	Caller
x8	s0 / fp	Saved / frame pointer	Callee
x9	s1	Saved register	Callee
x10-x11	a0-a1	Fn args/return values	Caller
x12-x17	a2-a7	Fn args	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Caller

Core Instruction Formats

31 27 26 25	24 20	19	15	14	12	11	7	6	0	
funct7	rs2	rs1		funct3		rd		op	code	∏R-typ€
imm[11:0	rs1 funct3			ct3	rd		op	code	I-type	
imm[11:5]	rs2	rs1		funct3 imm[4:0]		op	code	S-type		
imm[12 10:5]	rs2	rs1		fun	inct3 imm[4:1 11		1[11]	op	code	∏B-typ∈
imm[31:12]						rd		op	code	∏ U-typ∈
imm[20 10:1 11 19:12]						rd		op	code	J-type