INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT02Quad 2-input NOR gate

Product specification
File under Integrated Circuits, IC06

December 1990





Quad 2-input NOR gate

74HC/HCT02

FEATURES

· Output capability: standard

I_{CC} category: SSI

GENERAL DESCRIPTION

The 74HC/HCT02 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT02 provide the 2-input NOR function.

QUICK REFERENCE DATA

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STWIBOL	PARAMETER	CONDITIONS	нс	нст	UNII	
t _{PHL} / t _{PLH}	propagation delay nA, nB to nY	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$	7	9	ns	
C _I	input capacitance		3.5	3.5	pF	
C _{PD}	power dissipation capacitance per gate	notes 1 and 2	22	24	pF	

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_O)$$
 where:

f_i = input frequency in MHz

fo = output frequency in MHz

C_L = output load capacitance in pF

V_{CC} = supply voltage in V

$$\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$$

2. For HC the condition is $V_I = GND$ to V_{CC}

For HCT the condition is $V_I = GND$ to $V_{CC} - 1.5 V$

ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information".


Quad 2-input NOR gate


74HC/HCT02


PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 10, 13	1Y to 4Y	data outputs
2, 5, 8, 11	1A to 4A	data inputs
3, 6, 9, 12	1B to 4B	data inputs
7	GND	ground (0 V)
14	V_{CC}	positive supply voltage












Fig.5 Logic diagram (one gate).

FUNCTION TABLE

INP	UTS	OUTPUT									
nA	nB	nY									
L	L	Н									
L	Н	L									
Н	L	L									
н Н		L									

Notes

H = HIGH voltage level
 L = LOW voltage level

Philips Semiconductors Product specification

Quad 2-input NOR gate

74HC/HCT02

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I_{CC} category: SSI

AC CHARACTERISTICS FOR 74HC

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$

SYMBOL	PARAMETER	T _{amb} (°C)						UNIT	TEST CONDITIONS		
		74HC								WAVEFORMS	
		+25		-40 to +85		-40 to +125		UNIT	V _{CC} (V)	WAVEFORING	
		min.	typ.	max.	min.	max.	min.	max.		(-,	
	propagation delay nA, nB to nY		25	90		115		135		2.0	
t _{PHL} /t _{PLH}			9	18		23		27	ns	4.5	Fig.6
			7	15		20		23		6.0	
t _{THL} / t _{TLH}	output transition time		19	75		95		110		2.0	
			7	15		19		22	ns	4.5	Fig.6
			6	13		16		19		6.0	

Quad 2-input NOR gate

74HC/HCT02

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I_{CC} category: SSI

Notes to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOADCOEFFICIENT
nA, nB	1.50

AC CHARACTERISTICS FOR 74HCT

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$

	PARAMETER	T _{amb} (°C)								TEST CONDITIONS		
CVMBOL		74HCT									WAVEFORMS	
SYMBOL		+25		-40 to+85		-40 to+125		UNIT	V _{CC} (V)	WAVEFORMS		
		min.	typ.	max.	min.	max.	min.	max.		(-)		
t _{PHL} / t _{PLH}	propagation delay nA, nB to nY		11	19		24		29	ns	4.5	Fig.6	
t _{THL} / t _{TLH}	output transition time		7	15		19		22	ns	4.5	Fig.6	

AC WAVEFORMS




Fig.6 Waveforms showing the input (nA, nB) to output (nY) propagation delays and the output transition times.

PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".