

# DEVKIT-MPC5744P

## Table Of Contents:

Block Diagram	Sheet 2
Board Power	Sheet 3
MCU Power	Sheet 4
MCU Pins	Sheet 5
Boot, Reset & JTAG	Sheet 6
Flexray, CAN, LIN	Sheet 7
OpenSDA	Sheet 8
User Peripherals	Sheet 9
FRDM+ Connectors	Sheet 10

## Revision Information

Rev	Date	Designer	Comments
X1	6 July 2016	Jun Qiao	Initial
X2	12 July 2016	Jun Qiao	Update MCU decoupling, add boot section
X3	19 July 2016	Jun Qiao	Update MCU decoupling, update notes, rename nets
A	22 July 2016	Jun Qiao	Update J13 setting, update power to RV1, update notes
A1	26 Aug 2016	Jun Qiao	Update FRDM+ connection compatible to DEVKIT-MOTORGF
A2	5 Sept 2016	Jun Qiao	Add test points
A3	7 Sept 2016	Jun Qiao	Change U15 to NX5P2190UKZ, change R57 to 100K
A4	9 Sept 2016	Jun Qiao	Remove D8, add J39
A5	13 Sept 2016	Jun Qiao	Set power net 12V_IN at U1 pin 1, add R88
A6	20 Sept 2016	Jun Qiao	Change R56 from 10K to 20K, and connected to P3V3_SDA
A7	23 Sept 2016	Jun Qiao	Change U15 to MIC2005-0.8YM6, remove R57, change R56 to 10K, add C87
B	28 Sept 2016	Jun Qiao	Release

### Notes:

- All components and board processes are to be ROHS compliant
- All capacitors are 10% tolerance unless otherwise stated
- All resistors are 5% tolerance unless otherwise stated
- All zero ohm links are 0603
- All connectors and headers are denoted Px and are 2.54mm pitch unless otherwise stated
- All jumpers are denoted Jx. Jumpers are 2mm pitch
- Jumper default positions are shown in the schematics. For 3 way jumpers, default is always posn 1-2
- 2 Pin jumpers generally have the "source" on pin 1
- All switches are denoted SWx
- All test points (SMT wire loop style) are denoted TPx
- Test point Vias (just through hole pads) are denoted TPVx

3 Different test points used in design:

TPVx - Through Hole Pad small

 TPV?

TPHx - Through Hile Pad Large (for standard 0.1" header).  
Also used on IO Matrix (IOMx)

 TPH5

TPX - Surface Mount Wire Loop


 TP?

User notes are given throughtout the schematics.


Specific PCB LAYOUT notes are detailed in *ITALICS*

### Caution:


These schematics are provided for reference purposes only. As such, NXP does not make any warranty, implied or otherwise, as to the suitability of circuit design or component selection (type or value) used in these schematics for hardware design using the NXP Calypso family of Microprocessors. Customers using any part of these schematics as a basis for hardware design, do so at their own risk and Freescale does not assume any liability for such a hardware design.

		<b>Automotive Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
		ICAP Classification: CP: IUQ: <b>X</b> PUB:	
Designer: Jun Qiao	Drawing Title: <b>DEVKIT-MPC5744P</b>		
Drawn by: Jun Qiao	Page Title: <b>Index, Rev, Notes</b>		
Approved: Pesses Philip	Size C	Document Number SCH-29333 PDF: SPF-29333	Rev B
Date: Wednesday, September 28, 2016		Sheet 1 of 10	

Block Diagram




Board Power



5V Switching Regulator


Layout note: Input Voltage 12V, Output 5V at 1800mA  
ADD Graphical silk



Layout note: follow IC datasheet recommendations for PCB layout and thermal dissipation

3.3V Switching Regulator


Input Voltage 5V, Output 3.3V at 1600mA



Layout note: follow IC datasheet recommendations for PCB layout and thermal dissipation


Board supply selection

Select between USB and external 12V




1-2 -> external 12V  
2-3 -> USB/UART connector

3.3V & 5V Power Decoupling



Layout note: Decoupling distributed uniformly

Test and reference points




Layout note: GND Test Points, Top Side



MCU Power Decoupling

Default Configuration:  
- MCU supply voltages (VDD\_HV\_IO, VDD\_HV\_PMU, VDD\_HV\_OSC, VDD\_HV\_ADV, VDD\_HV\_FLA) are set to 3.3V  
- MCU core voltage (VDD\_LV\_CORE, VDD\_LV\_PLL) are set to 1.25V  
- MCU analog reference voltage (VDD\_HV\_AREx) are set 3.3V default. Could be 5V, or from external J2 pin15 (3.15V~5.5V).


VDD\_HV\_ADRE0 and VDD\_HV\_ADRE1 cannot be operated at different voltages and need to be supplied by the same voltage source.





MCU Pins

MCU I/O MATRIX



Layout notes on signal Grounds:

- The scheme shown has the analogue and digital grounds connected to the same plane
- This results in better ADC performance than using an analogue ground plane with single entry point (or ferrite) to digital ground plane.


Key to text colours:

- Purple - Comms Physical Interfaces
- Orange - Other Peripherals and I/O
- Blue - Debug (JTAG & Nexus)
- Black - Clock, Reset and Control
- RED - I/O Matrix and other functions (eg. LED, BUTTON)
- Green - I/O Matrix (dedicated)





ICAP Classification: CP: IUC: X PUBI:			
Drawing Title: DEVKIT-MPC5744P			
Page Title: MCU Pins			
Size C	Document Number SCH-29333	PDF: SPF-29333	Rev B
Date: Wednesday, September 28, 2016	Sheet 5	of 10	

Boot, Reset & JTAG



Pin/ball	Startup state	State during reset	State after reset
GPIOs	hi-z	hi-z	hi-z
Analog inputs	hi-z	hi-z	hi-z
JCOMP (TRST)	hi-z	input, weak pull-down	input, weak pull-down
TDI	hi-z	input, weak pull-up	input, weak pull-up
TDO	hi-z	output, hi-z	output, hi-z
TMS	hi-z	input, weak pull-up	input, weak pull-up
TCK	hi-z	input, weak pull-up	input, weak pull-up
XTAL/EXTAL	hi-z	hi-z	hi-z
FCCU_F[0]	hi-z	input, hi-z	output/input, hi-z
FCCU_F[1]	hi-z	input, hi-z	output/input, hi-z
EXT_POR_B	hi-z	input, weak pull-down	input, weak pull-down
RESET_B	hi-z	input, weak pull-down	input, weak pull-down
NMI_B	hi-z	input, weak pull-up	input, weak pull-up
FAB	hi-z	input, weak pull-down	input, weak pull-down
ABS[2]	hi-z	input, weak pull-down	input, weak pull-down
ABS[0]	hi-z	input, weak pull-down	input, weak pull-down



Flexray, CAN, LIN

### State transitions forced by EN and STBN

→ indicates the action that initiates a transaction

Transition from mode	Direction to mode	Transition number	Pin	
			STBN	EN
Normal	Receive-only	1	H	→ L
	Go-to-sleep	2	→ L	H
	Standby	3	→ L	→ L
Receive-only	Normal	4	H	→ H
	Go-to-sleep	5	→ L	→ H
	Standby	6	→ L	L
Standby	Normal	7	→ H	→ H
	Receive-only	8	→ H	L
	Go-to-sleep	9	L	→ H
Go-to-sleep	Normal	10	→ H	H
	Receive-only	11	→ H	→ L
	Standby	12	L	→ L
	Sleep	13	L	H
Sleep	Normal	14	→ H	H
	Receive-only	15	→ H	L
	Standby	16	→ H	X


## FLEXRAY\_A Physical Interface

Note on VBAT:

- Operational range is 4.45V to 60V
- Undervoltage detection is max 4.715V


On EVB this is supplied from 5v, In theory this should be to battery with 60uS delay between applying Vbat and I/O voltages. If necessary, 12v can be externally supplied by removing the resistor and connecting pad to 12v

Layout notes: decoupling  
Place next to power pins.



## LIN0 Physical Interface

## Master Mode Pullup Enable




## CAN0 Physical Interface

VDD - 5.0V input supply for CAN transceiver (4.5 to 5.5V)

VI/O - 3.3V for MCU TX and RX pins

STB - High for Standby mode,  
pulled low for normal mode.

Layout notes:  
CAN termination resistor  
footprint  
Place on underside of PCB




ICAP Classification: _____		CP: _____		IUO: X		PUBI: _____	
Drawing Title: <b>DEVKIT-MPC5744P</b>							
Page Title: <b>Flexray, CAN, LIN</b>							
Size C	Document Number <b>SCH-29333 PDF: SPF-29333</b>						Rev B
Date:	Wednesday, September 28, 2016			Sheet	7	of	10

OpenSDA


OpenSDA INTERFACE

Default A  
A -> K20 internal regulator  
3V3 output  
  
B -> external power supply  
set J13 as 1-2






(Layout Note:  
Route USB\_N and USB\_P with  
90 Ohm Differential Pair.  
Keep tracks  
as short as possible)

The CSLEW pin is provided to  
increase control of the output  
voltage ramp at turn-on.  
The upper limit on the value  
of C87 is 4nF.  
Herein, C87 is DNP - only  
a footprint for further use.















User Peripherals



LEVEL TRANSLATOR FOR FRDM+



FRDM+ Connectors



NOTE:  
Arduino UNO compatible headers:  
J1, J2, J3, J4

FRDM+ MC SHIELD/DEVKIT-MOTORGD compatible headers:  
J1, J2, J3, J4, J5

DEVKIT-COMM compatible headers:  
J1, J2, J3, J4, J5, J6

