

Lab 1 Report - Group 9

Kelvin Phan
51197373

Patrick Skoury
75202200

Aaron Liao
90811748

Shawn Howen
60029119

Andrew Mehta
44592437

October 18, 2015

1 CREATING THE ALU

1.1 ERRORS ENCOUNTERED

1.1.1 COMPILATION

```
vcom -64 -f rtl.cfg
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ALU_1bit
-- Compiling architecture Structural of ALU_1bit
** Error: ALU_1bit.vhd(19): near "(": (vcom-1576) expecting IDENTIFIER.
End time: 14:27:55 on Oct 17,2015, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
```

Resolution: To ensure a successful compilation, it was necessary to remove extra separators ' in addition to ensuring that all signals were declared with both an identifier and proper type.

```

vcom -64 -f rtl.cfg
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity addsub
-- Compiling architecture lab1 of addsub
-- Compiling entity sub_borrow
-- Compiling architecture DataFlow of sub_borrow
** Error: sub_borrow.vhd(18): near "OR": (vcom-1576) expecting ';''.
** Error: sub_borrow.vhd(19): VHDL Compiler exiting
End time: 14:55:33 on Oct 17,2015, Elapsed time: 0:00:01
Errors: 2, Warnings: 0

```

Resolution: When using logic "OR", an error was encountered if other signals/inputs e.g. 'NOT A AND B' were not properly grouped using parentheses () resulting in an error involving resolving logic operators as types or infix expressions. Successful compilation was achieved when any signals in the form "... + ... + ...", wherein "..." represents a group of inputs and "+" represents "OR", had parentheses around "...".

1.1.2 OPTIMIZATION

```
vopt ALU_1bit_tb "+acc=mpr" -o ALUB_1bit_tb_opt
```

Top level modules:

ALU_1bit_tb

Analyzing design...

```

-- Loading module ALU_1bit_tb
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading entity ALU_1bit
-- Loading architecture Structural of ALU_1bit
-- Loading package NUMERIC_STD
-- Loading entity addsub
-- Loading entity sub_borrow
-- Loading entity mux81
-- Loading entity mux21
** Error (suppressible): ALU_1bit.vhd(43): (vopt-1270) Bad default binding for

```

```

component instance "addop: addsub".
(Component port "r" is not on the entity.)
** Warning: ALU_1bit.vhd(43): (vopt-3473) Component instance "/ALU_1bit_tb/L1/
addop : addsub" is not bound.
** Error (suppressible): ALU_1bit.vhd(44): (vopt-1270) Bad default binding for
component instance "subopborrow: sub_borrow".
(Component port "d" is not on the entity.)
** Warning: ALU_1bit.vhd(44): (vopt-3473) Component instance "/ALU_1bit_tb/L1/
subopborrow : sub_borrow" is not bound.
** Error (suppressible): ALU_1bit.vhd(46): (vopt-1270) Bad default binding for
component instance "subop: addsub".
(Component port "r" is not on the entity.)
** Warning: ALU_1bit.vhd(46): (vopt-3473) Component instance "/ALU_1bit_tb/L1/
subop : addsub" is not bound.
** Error (suppressible): ALU_1bit.vhd(47): (vopt-1270) Bad default binding for
component instance "increment: addsub".
(Component port "r" is not on the entity.)
** Warning: ALU_1bit.vhd(47): (vopt-3473) Component instance "/ALU_1bit_tb/L1/
increment : addsub" is not bound.
** Error (suppressible): ALU_1bit.vhd(48): (vopt-1270) Bad default binding for
component instance "decrement: addsub".
(Component port "r" is not on the entity.)
** Warning: ALU_1bit.vhd(48): (vopt-3473) Component instance "/ALU_1bit_tb/L1/
decrement : addsub" is not bound.
** Error (suppressible): ALU_1bit.vhd(49): (vopt-1270) Bad default binding for
component instance "add_increment: addsub".
(Component port "r" is not on the entity.)
** Warning: ALU_1bit.vhd(49): (vopt-3473) Component instance "/ALU_1bit_tb/L1/
add_increment : addsub" is not bound.
** Error (suppressible): ALU_1bit.vhd(57): (vopt-1270) Bad default binding for
component instance "outputselectart: mux81".
(Component port "q" is not on the entity.)
** Warning: ALU_1bit.vhd(57): (vopt-3473) Component instance "/ALU_1bit_tb/L1/
outputselectart : mux81" is not bound.
** Error (suppressible): ALU_1bit.vhd(58): (vopt-1270) Bad default binding for
component instance "outputselectlog: mux81".
(Component port "q" is not on the entity.)
** Warning: ALU_1bit.vhd(58): (vopt-3473) Component instance "/ALU_1bit_tb/L1/
outputselectlog : mux81" is not bound.
** Error (suppressible): ALU_1bit.vhd(60): (vopt-1270) Bad default binding for
component instance "finaloutputselect: mux21".
(Component port "q" is not on the entity.)

```

```
** Warning: ALU_1bit.vhd(60): (vopt-3473) Component instance "/ALU_1bit_tb/L1/
finaloutputselect : mux21" is not bound.
Optimization failed
End time: 15:22:24 on Oct 17,2015, Elapsed time: 0:00:00
Errors: 9, Warnings: 9
```

Resolution: Failure to properly define components using proper naming conventions in the 1-bit ALU resulted in a "Bad default binding" error during the optimization phase. To resolve this error, edits were made to the component definitions, ensuring that the input and output identifiers matched those defined in the component's entity.

1.1.3 SIMULATION

```
# ** Warning: (vsim-8683) Uninitialized out port /ALU_1bit_tb/L1/output1 has no
driver.
# This port will contribute value (U) to the signal network.
# do sim.do
# .
# waveform.wlf
# End time: 15:39:20 on Oct 17,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
```

Resolution: During simulation phase, an error was encountered wherein an output signal was not driven. Signal was then properly assigned/driven to resolve this error.

1.1.4 LOGIC

1. Delay Problem- Certain operations were not performed because of excessive delay in mux components caused by lack of optimization in data flow design. This prevented the change in "opsl" input from triggering the proper output.

To resolve this issue, concurrent "WHEN" and "ELSE" statements were used instead of sum of minterms. "Addsub" component was also optimized through use of "XOR" gates in place of sum of minterms. Decreased delay enabled ALU to run properly.

2. Carry Problem- Arithmetic functions were not able to run or produce outputs because carry values were not being driven properly. This was a result of attempting to drive STD_LOGIC signal "cin" with multiple sources, which prevented output of proper carry out.

To resolve this issue, in "ALU_32bit.vhd", I set up a base case wherein an initial "cin" is processed and whose value is dependent on the operation being performed. Its initial value is '1' if two's complement subtraction, increment, or add and increment is being performed; otherwise, its value is '0'. "cout" was also erroneously driven by multiple sources. Given the use of "GENERATE" to instantiate 1-bit ALUs to form a 32-bit ALU, a "coutbuff" signal defined as a STD_LOGIC_VECTOR was used to contain the value of the cout of each ALU in order to carry it to the next. However, a base case was used to set up an initial "cin" and "coutbuff" as each "cin" of an ALU following the first 1-bit ALU need to be assigned the value of the previous ALU's "coutbuff".

3. Decrement Problem- The decrement function was not producing the correct output due to passing an incorrect value for "B" to each individual ALU.

In order to resolve this issue, the "addsub" component was used as an adder, setting initial "cin" to '0' and passing '1' for each value of "B" thereby already passing the two's complement of '1' which is '-1'.


1.2 ARCHITECTURE

1.2.1 DESIGN FOR 32-BIT ALU

Our design for the 32-bit ALU consisted of instantiating the 1-bit ALU, using a GENERATE statement. The first 1-bit ALU was defined outside of the GENERATE statement in order to separate the carry-in for the 32-bit ALU from the other 31 carry-ins that connect to each 1-bit ALU. A 32-bit vector called "Coutbuff" was defined and set to the carry-out of the 1-bit ALU. Within the GENERATE statement, the carry-in was set to "Coutbuff(i-1)" which allows the carry-out of the previous 1-bit ALU to become the new carry-in. The GENERATE statement was used to copy the 1-bit ALU component 31 times.


1.2.2 DESIGN FOR 1-BIT ALU

The first step within the Architecture of the 1-bit ALU was to define the components we would be instantiating. This included: an 8 to 1 multiplexer, a 2 to 1 multiplexer, and an adder/subtractor. After defining our signals, a WHEN statement was used to define our signal "optype." This signal was set to '0' or '1' depending on the function and set as an input for the Adder/Subtractor component. The next step was to define all 12 functions that our ALU would perform. The Adder/Subtractor component was instantiated for the Arithmetic operations. The Logic operations did not require any separate components, only simple logic gates. Two 8 to 1 multiplexers were instantiated to differentiate between the seven Arithmetic operations and five Logic operations. The two outputs were set as inputs in a 2 to 1 multiplexer, which was used to choose between the Arithmetic or Logic operation, depending on the input "mode." The output of the 2 to 1 multiplexer was set as the output of the ALU. The last step was to use a WHEN statement to choose what the carry-out would be, depending on "mode" and "opsel." A schematic created with Visio is included below.



2 WAVEFORM SCREENSHOTS


2.1 ARITHMETIC ROUND 1



A = 32'b010101010101010101010101010101

B = 32'b101010101010101010101010101010


2.2 ARITHMETIC ROUND 2



A = 32'b101010101010101010101010101010

B = 32'b010101010101010101010101010101


2.3 ARITHMETIC ROUND 3



A = 32'b000000000000000000000000000000

B = 32'b101010101010101010101010101010

2.4 ARITHMETIC ROUND 4



A = 32'b11111111111111111111111111111111


B = 32'b01010101010101010101010101010101

2.5 ARITHMETIC OPERATIONS

In every round of Arithmetic, the following operations are used according to the input "opsl":

1. At 3'h0, Add A + B
2. At 3'h1, Subtract A - B with a borrowed carry
3. At 3'h2, Move A
4. At 3'h3, Subtract A - B
5. At 3'h4, Increment A by 1
6. At 3'h5, Decrement A by 1
7. At 3'h6, Add A + B and increment by 1

2.6 LOGIC ROUND 1



A = 32'b01010101010101010101010101010101

B = 32'b10101010101010101010101010101010


2.7 LOGIC ROUND 2



A = 32'b101010101010101010101010101010

B = 32'b010101010101010101010101010101


2.8 LOGIC ROUND 3



A = 32'b000000000000000000000000000000

B = 32'b101010101010101010101010101010

2.9 LOGIC ROUND 4



A = 32'b111111111111111111111111111111

B = 32'b010101010101010101010101010101

2.10 LOGIC OPERATIONS

In every round of Logic, the following operations are used according to the input "opsl":

1. At 3'h0, A AND B
2. At 3'h1, A OR B

3. At 3'h2, A XOR B
4. At 3'h3, NOT A
5. At 3'h5, A 32-bit Shift Left (Logic)