# ELEC 374 Lab

Phase one

Group 25 Andy Zheng Li: 20124884 William Du: 20100436

# Section 1: VHDL code and Schematics (Datapath and its component)

## datapath.vhd

```
library ieee;
      use feee.std logic 1164.all;
      use ieee.std logic unsigned.all;
     use work.components all.all;
      entity datapath is port (
     clk: in std logic;
     encoderin: in std logic_vector(31 downto 0);
register_enable: in std logic_vector(31 downto 0);
     Mdatain: in std_logic_vector(31 downto 0);
      MDR Read: in std logic;
     ALU sel: in std logic vector (4 downto 0);
     PC plus: in std logic;
      BusMuxOut: out std_logic_vector(31 downto 0);
      R2out : out std logic vector (31 downto 0);
      R4out
              : out std logic vector (31 downto 0);
      R5out
              : out std logic vector (31 downto 0);
              : out std logic vector (31 downto 0);
     LOout : out std logic vector (31 downto 0);
IRout : out std logic vector (31 downto 0);
      Zout: out std logic vector (63 downto 0)
24
      end entity:
      architecture behav of datapath is
28
      signal in port, out port: std_logic_vector(31 downto 0);
     signal BusMuxIn R0: std logic vector(31 downto 0);
signal BusMuxIn R1: std logic vector(31 downto 0);
      signal BusMuxIn R2: std logic vector (31 downto 0);
      signal BusMuxIn R3: std logic vector (31 downto ());
      signal BusMuxIn R4: std logic vector (31 downto 0);
      signal BusMuxIn R5: std logic vector (31 downto 0);
      signal BusMuxIn R6: std logic vector (31 downto 0);
     signal BusMuxIn R7: std logic vector(31 downto 0);
signal BusMuxIn R8: std logic vector(31 downto 0);
     signal BusMuxIn_R9: std_logic_vector(31 downto 0);
signal BusMuxIn_R10: std_logic_vector(31 downto 0);
40
      signal BusMuxIn R11: std logic vector (31 downto 0);
41
      signal BusMuxIn R12: std logic vector (31 downto 0);
      signal BusMuxIn R13: std logic vector (31 downto 0);
     signal BusMuxIn R14: std logic vector(31 downto 0);
signal BusMuxIn R15: std logic vector(31 downto 0);
43
44
     signal BusMuxIn_HI: std_logic_vector(31 downto 0);
signal BusMuxIn_LO: std_logic_vector(31 downto 0);
45
     signal BusMuxIn Zhigh: std logic vector(31 downto 0);
signal BusMuxIn_Zlow; std_logic_vector(31 downto 0);
49
      signal BusMuxIn PC: std logic vector (31 downto 0);
      signal BusMuxIn MDR: std logic vector (31 downto 0);
      signal BusMuxIn Inport: std logic vector (31 downto 0);
      signal C sign extended: std logic vector (31 downto 0);
      signal internalBusMuxOut: std logic vector (31 downto 0);
      signal clr: std_logic;
      signal default_zeros: std_logic_vector(31 downto 0);
56
      signal overflow: std logic;
      signal MARout: std logic vector (31 downto 0);
      signal IIRout: std logic vector (31 downto 0);
60
61
     begin
      default_zeros <= (others =>'0');
63
      clr<='1';
      RO : register32bit port map (internalBusMuxOut, register enable(0),clr, clk,
64
      BusMuxIn R0);
      R1 : register32bit port map (internalBusMuxOut, register enable(1),clr, clk,
      R2 : register32bit port map (internalBusMuxOut, register enable(2),clr, clk,
      BusMuxIn R2);
```

Figure 1:first page of Datapath code

```
R3 : register32bit port map (internalBusMuxOut, register_enable(3),clr, clk,
      BusMuxIn R3);
     R4 : register32bit port map (internalBusMuxOut, register_enable(4),clr, clk,
      BusMuxIn R4);
     R5 : register32bit port map (internalBusMuxOut, register enable(5),clr, clk,
      BusMuxIn R5);
     R6 : register32bit port map (internalBusMuxOut, register enable(6),clr, clk,
      BusMuxIn R6);
     R7 : register32bit port map (internalBusMuxOut, register enable(7),clr, clk,
      BusMuxIn_R7);
     R8 : register32bit port map (internalBusMuxOut, register enable(8),clr, clk,
      BusMuxIn R8);
      R9 : register32bit port map (internalBusMuxOut, register enable(9),clr, clk,
      BusMuxIn R9);
     R10: register32bit port map (internalBusMuxOut, register enable(10),clr,
      clk, BusMuxIn R10);
      R11: register32bit port map (internalBusMuxOut, register_enable(11),clr,
      clk, BusMuxIn R11);
     R12: register32bit port map (internalBusMuxOut, register enable(12),clr,
      clk, BusMuxIn R12);
     R13: register32bit port map (internalBusMuxOut, register_enable(13),clr,
      clk, BusMuxIn R13);
78
      R14: register32bit port map (internalBusMuxOut, register enable(14),clr,
      clk, BusMuxIn R14);
7.9
     R15: register32bit port map (internalBusMuxOut, register enable(15),clr,
      clk, BusMuxIn R15);
      HI : register32bit port map (internalBusMuxOut, register enable(16),clr,
      clk, BusMuxIn HI);
81
      LO : register32bit port map (internalBusMuxOut, register enable(17),clr,
      clk, BusMuxIn LO);
      PC : register32bit port map (internalBusMuxOut, register enable(18),clr,
      clk, BusMuxIn PC);
          : register32bit port map (internalBusMuxOut, register enable(19),clr, clk, IIRout);
     MD R: MDR port map (MDR_Read, register_enable (20), clr, clk, internalBusMuxOut, Mdatain,
84
      BusMuxIn MDR);
     MAR: register32bit port map (internalBusMuxOut, register enable(21), clr, clk, MARout);
      alu datapath : ALU path port map (clk, clr, register enable (22),
      register_enable(23),internalBusMuxOut, internalBusMuxOut, PC_plus, ALU_sel, overflow,
      BusMuxIn_Zlow, BusMuxIn_Zhigh);
87
      inport register: register32bit port map ( in port, register enable(24),clr,clk,
      BusMuxIn Inport);
     outport register: register32bit port map (internalBusMuxOut,register enable(25), clr,
      clk, out port);
8.9
     datapathBus: the_bus port map (BusMuxIn_R0,BusMuxIn_R1, BusMuxIn_R2, BusMuxIn_R3,
91
     BusMuxIn_R4, BusMuxIn_R5, BusMuxIn_R6, BusMuxIn_R7, BusMuxIn_R8, BusMuxIn_R9,
      BusMuxIn R10, BusMuxIn R11, BusMuxIn R12, BusMuxIn R13,
      BusMuxIn_R14, BusMuxIn_R15, BusMuxIn_HI, BusMuxIn_LO, BusMuxIn_Zhigh,BusMuxIn_Zlow,
      BusMuxIn PC, BusMuxIn MDR, BusMuxIn Inport, C sign extended,
     default zeros, default zeros, default zeros, default zeros, default zeros,
     default zeros, default zeros, default zeros, encoderin, internalBusMuxOut);
95
     BusMuxOut <= internalBusMuxOut;
     R2out <= BusMuxIn_R2;
      R4out <= BusMuxIn R4;
98
      R5out <= BusMuxIn R5;
     HIout <= BusMuxIn HI;
     LOout <= BusMuxIn LO;
      Zout (63 downto 32) <= BusMuxIn_Zhigh;
     Zout (31 downto 0) <= BusMuxIn Zlow;
      IRout <= IIRout;
     end architecture;
104
```

Figure 2: second page of Datapath code

#### ALU path.vhd

```
library ieee;
     use ieee.std_logic_1164.all;
    use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
    use work.components all.all;
    entity ALU_path is port(
    clk:in std_logic;
clr:in std_logic;
    Y_enable:in std_logic;
11
    Z enable: in std logic;
    In1: in std_logic_vector(31 downto 0);
12
     In2: in std_logic_vector(31 downto 0);
13
14
     PC plus: in std logic;
    ALU_sel: in std_logic_vector(4 downto 0);
16
     overflow: out std logic;
17
     ToLow:out std_logic_vector(31 downto 0);
     ToHi: out std logic vector (31 downto 0)
18
19
20
     end entity ALU path;
21
     architecture structure of ALU path is
23
     signal Yout: std logic vector (31 downto 0);
24
     signal Zin: std_logic_vector(63 downto 0);
signal ALU_out: std_logic_vector(63 downto 0);
25
26
     signal PCinc: std_logic_vector(63 downto 0);
27
28
    begin
29
     register_Y: register32bit port map (In1, Y_enable, clr, clk, Yout);
     the_alu: alu port map(Yout, In2, AlU_sel, overflow, ALU_out);
30
31
     register_Z: register64bit port map(Zin, Z_enable, clr, clk, ToLow, ToHi);
32
33
     PCinc(31 downto 0) <= std logic vector(unsigned(In1)+1); --increment the content of PC
     by 1
34
     PCinc(63 downto 32) <= (others=>'0');
     Zin<= PCinc when PC_plus ='1' else
35
36
              ALU out; -- the mux between alu and Z
37
38
     end architecture structure;
```

Figure 3: ALU path code

#### register32bit.vhd

```
Library ieee;
     Use ieee.std logic 1164.ALL;
Use ieee.std_logic_arith.ALL;
     Use ieee.std logic unsigned.ALL;
     entity register32bit is Port(
     D : in std_logic_vector (31 downto 0);
     ld : in std logic;
8
    clr : in std logic;
     clk : in std logic;
     Q: out std logic vector (31 downto 0));
     end entity register32bit;
14
16
     architecture behav of register32bit is
     begin
18
         process (clk, clr)
19
             begin
                  if clr = '0' then
                      Q<= (others=>'0');
                  elsif (clk'event and clk='l') then
                  if ld = '1' then
                      0 <= D;
                  end if;
             end if:
27
         end process;
     end behav;
```

Figure 4: 32bit register code

### register64bit.vhd

```
Library leee;
2
     Use ieee.std logic 1164.ALL;
     Use ieee.std logic arith.ALL;
     Use ieee.std_logic_unsigned.ALL;
4
6
     entity register64bit is Port(
7
     D: in std logic vector (63 downto 0);
8
     ld : in std_logic;
     clr : in std logic;
9.
     clk : in std logic;
     Q0: out std_logic_vector (31 downto 0);
Q1: out std_logic_vector (31 downto 0)
13
14
15
     end entity register64bit; --for register Z
16
18
     architecture behav of register64bit is
19
     begin
         process (clk, clr)
             begin
                  if clr = '0' then --active low
23
                      Q0<= (others=>'0');
24
                      Q1<= (others=>'0');
                  elsif (clk'event and clk ='1') then
                  if ld = '1' then
26
                      Q0 <= D(31 downto 0);
28
                           Q1 <= D(63 downto 32);
29
                  end if;
30
             end if;
31
         end process;
     end behav;
```

Figure 5: 64bit register code

```
library ieee;
      use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
--use ieee.numeric_std.all;
      use work.components all.all;
       entity alu is port(
      A: in std_logic_vector(31 downto 0);
B: in std_logic_vector(31 downto 0);
ALU_sel: in std_logic_vector(4 downto 0);
overflow: out std_logic;
C: out std_logic_vector(63 downto 0)
14
       end entity alu;
16
       architecture behav of alu is
       signal Mulout: std logic_vector(63 downto 0);
signal Divout: std_logic_vector(63 downto 0);
signal addorsub: std_logic;
       signal addsuboverflow: std logic;
       signal addsubout: std logic vector (31 downto 0);
       signal rorout:std logic vector(31 downto 0);
signal rolout:std logic vector(31 downto 0);
       signal shrout: std logic vector(31 downto 0);
signal shlout: std_logic_vector(31 downto 0);
signal negout: std_logic_vector(31 downto 0);
24
28
       begin
       aluMul: booth logic port map (A, B, Mulout);
       aluDiv: lpm_divida port map(B, A, Divout(31 downto 0), Divout(63 downto 32));
       aluAddSub: Ipm add sua port map (addorsub, A, B, addsuboverflow, addsubout);
       aluRor: ror32 port map (A, B(* downto 0), rorout);
aluRol: rol32 port map (A, B(* downto 0), rolout);
aluShl: shl32 port map (A, B, shlout);
aluShr: shr32 port map (A, B, shrout);
       aluNeg: negate32 port map(B, negout);
38
       process (A,B,ALU_sel,Mulout,Divout,addorsub,addsuboverflow,addsubout,negout, shlout,
       shrout, rorout, rolout) is
39
40
       addorsub <= '0';
       overflow <= '0';
43
       if (ALU_sel = "01001") then
45
             C(31 downto 0) <= A and B;
45
             C(63 downto 32) <= (others=>'0');
47
48
       elsif (ALU_sel = "01010") then
             C(31 downto 0) <= A or B;
C(63 downto 32) <= (others=>'0');
49.
       elsif (ALU sel = "01010") then
             C(31 downto 0) <= A or B;
C(53 downto 32) <= (others=>'0');
       elsif (ALU_sel = "10001") then
C(31 downto 0) <= not B;
             C(63 downto 32) <= (others=>'0');
       elsif (ALU_sel = "10000") then
            C(31 downto 0) <= negout;
C(63 downto 32) <= (others=>'0');
61
62
63
       elsif (ALU sel = "00101") then
65
             C(31 downto 0) <= shrout;
             C(63 downto 32) <= (others=>'0');
67
       elsif (ALU sel = "00110") then
```

Figure 6: first page of ALU code

```
69
         C(31 downto 0) <= shlout;
         C(63 downto 32) <= (others=>'0');
     elsif (ALU sel = "00111") then
         C(31 downto 0) <= rorout;
74
         C(63 downto 32)<=(others=>'0');
7.6
     elsif (ALU sel = "01000") then
         C(31 downto 0) <= rolout;
78
         C(63 downto 32) <= (others=>'0');
79
80
     elsif (ALU sel = "01110") then
81
         C <= Mulout;
82
     elsif (ALU sel = "01111") then
83
8.4
         C <= Divout;
85
     elsif (ALU sel ="00011") then
8.6
87
         addorsub <= '1';
         C(31 downto 0) <= addsubout;
C(63 downto 32) <= (others => '0');
8.8
8.9
90
         overflow <= addsuboverflow;
91
92
     elsif (ALU_sel ="00100") then
9.3
         addorsub <= '0';
94
         C(31 downto 0) <= addsubout;
95
         C(63 downto 32) <= (others => '0');
96
         overflow <= addsuboverflow;
97
     else
         C <= (others=>'0');
99
     end if ;
     end process;
     end architecture behav;
```

Figure 7: second page of ALU code

## lpm\_add\_sub (built-in function)




Figure 8: schematic of built-in add/subtract function

#### Ipm divide (built-in function)




Figure 9: schematic of built-in divide function

```
library ieee;
    use ieee.std logic 1164.all;
    use ieee.std_logic_unsigned.all;
    use ieee.numeric std.all;
    entity booth logic is port(
    MUcand : in std_logic_vector(31 downto 0);
    MUer : in std logic_vector(31 downto 0);
8
9
    product : out std logic vector (63 downto 0)
    );
    end entity booth logic;
    architecture logic of booth logic is
14
    begin
15
    process (MUcand, MUer)
16
    variable sum : signed(63 downto 0) := (others => '0');
17
    variable M : signed(63 downto 0);
18
    variable q : signed (32 downto 0);
19
         begin
         M := resize(signed(MUcand), M'length);
         q(0) := '0';
         q(32 downto 1) := signed(MUer);
        for i in 0 to 31 loop
if(q(0) = '0' and q(1) = '1') then
24
             sum := sum - (M sll i);
elsif(q(0) = '1' and q(1) = '0') then
26
                 sum := sum + (M s11 i);
28
             end if;
29
             q := q srl 1;
         end loop;
         product <= std_logic_vector(sum);</pre>
         sum := (others => '0');
         end process;
    end architecture logic;
```

Figure 10: booth multiplication code

#### negate32.vhd

```
library leee;
    use ieee.std logic 1164.all;
    use ieee.std logic unsigned.all;
    use ieee.numeric std.all;
    entity negate32 is
        port(
             input: in std logic vector (31 downto 0);
9
             output : out std logic vector (31 downto 0)
         );
    end entity negate32;
13
     architecture logic of negate32 is
14
15
    output <= std logic vector(signed(not input) + 1);
16
    end architecture logic;
```

Figure 11: two's compliment code

```
LIBRARY ieee;
      USE ieee.std logic 1164.all;
      LIBRARY lpm;
      USE 1pm.all;
 6
      ENTITY rol32 IS
8
           PORT
 9
                data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
distance : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
           );
      END rol32;
14
16
17
      ARCHITECTURE SYN OF rol32 IS
18
           SIGNAL sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0);
SIGNAL sub_wire1 : STD_LOGIC ;
19
           COMPONENT lpm_clshift
24
           GENERIC (
                 lpm shifttype
                                          : STRING;
                : STRI
ipm_type : STRING;
ipm_width : NATURAL;
ipm_widthdist : NATURAL;
28
29
                                          : NATURAL
           );
           PORT (
                     data : IN STD LOGIC_VECTOR (31 DOWNTO 0);
direction : IN STD LOGIC;
distance : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
34
                      result : OUT STD LOGIC VECTOR (31 DOWNTO 0)
           END COMPONENT;
3.8
39
40
           sub_wire1 <= '0';
result <= sub_wire0(31 DOWNTO 0);</pre>
41
42
43
           LPM CLSHIFT component : LPM CLSHIFT
           GENERIC MAP (
44
45
                 lpm shifttype => "ROTATE",
46
                 lpm type => "LPM CLSHIFT",
                 lpm_width => 32,
4.7
                 lpm_widthdist => 5
48
49
           PORT MAP (
                 data => data,
51
                 direction => sub_wirel,
distance => distance,
52
54
                 result => sub_wire0
           );
56
      END SYN;
5.9
```

Figure 12: rotate left code

```
LIBRARY ieee;
       USE ieee.std logic 1164.all;
       LIBRARY lpm;
       USE 1pm.all;
       ENTITY ror32 IS
           PORT
             (
                                : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
: IN STD_LOGIC_VECTOR (4 DOWNTO 0);
: OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
                  distance
                 result
           );
      END ror32;
14
16
       ARCHITECTURE SYN OF ror32 IS
18
            SIGNAL sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0);
SIGNAL sub_wire1 : STD_LOGIC ;
19
           COMPONENT lpm_clshift
24
           GENERIC (
                 : STRI
:--type : STRING;
lpm_width : NATURAL;
lpm_widthdist
                                              : STRING:
                                           : NATURAL
            PORT (
                       data : IN STD LOGIC VECTOR (31 DOWNTO 0);
                       direction : IN STD_LOGIC;
distance : IN STD_LOGIC VECTOR (4 DOWNTO 0);
result : OUT STD_LOGIC_VECTOR (51 DOWNTO 0)
            END COMPONENT;
39
       BEGIN
            sub_wire1 <= '1';
result <= sub_wire0(31 DOWNTO 0);</pre>
40
            LPM_CLSHIFT_component : LPM_CLSHIFT GENERIC MAP (
43
44
                 lpm_shifttype => "ROTATE",
lpm_type => "LPM_CLSHIFT",
lpm_width => 32,
45
47
                 lpm_widthdist => 5
48
49
          PORT MAP (
                 data => data,
                  direction => sub wirel,
                 distance => distance,
result => sub_wire0
           );
       END SYN;
59
```

Figure 13: rotate right code

#### shl32.vhd

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
use ieee.numeric std.all;

entity sh132 is port(
   input0 : in std_logic_vector(31 downto 0);
   input1 : in std_logic_vector(31 downto 0);
   output : out std_logic_vector(31 downto 0);

end entity sh132;

architecture logic of sh132 is
begin
output <= std_logic_vector(shift_left(unsigned(input0), to_integer(signed(input1))));
end architecture logic;</pre>
```

Figure 14: shift left code

#### shr32.vhd

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
use ieee.numeric_std.all;

entity shr32 is port(
   input0 : in std_logic_vector(31 downto 0);
   input1 : in std_logic_vector(31 downto 0);
   output : out std_logic_vector(31 downto 0)
);
end entity shr32;

architecture logic of shr32 is
begin
output <= std_logic_vector(shift_right(unsigned(input0), to_integer(signed(input1))));
end architecture logic;</pre>
```

Figure 15: shift right code

## the bus.vhd

```
library ieee;
     use ieee.std logic 1164.all;
     use ieee.std logic unsigned.all;
     use work.components_all.all;
     entity the bus is port (
              muxIn0
                        : in std logic vector (31 downto 0);
              muxIn1
                           : in std_logic_vector (31 downto 0);
                          : in std_logic_vector (31 downto 0);
: in std_logic_vector (31 downto 0);
              muxIn2
              muxIn3
                          : in std logic vector (31 downto 0);
              muxIn4
              muxIn5
                           : in std logic vector (31 downto 0);
             muxIn6
                           ; in std logic vector (31 downto 0);
                           : in std_logic_vector (31 downto 0);
             muxIn7
              muxIn8
                           : in std logic vector (31 downto 0);
             muxIn9
                          : in std logic vector (31 downto 0);
                          : in std_logic_vector (31 downto 0);
: in std_logic_vector (31 downto 0);
              muxIn10
             muxInl1
19
             muxIn12
                          : in std logic vector (31 downto 0);
             muxTn13
                           : in std logic vector (31 downto 0);
                          : in std_logic_vector (31 downto 0);
             muxIn14
                          : in std logic vector (31 downto 0);
: in std logic vector (31 downto 0);
             muxIn15
             muxIn16
24
                          : in std_logic_vector (31 downto 0);
             muxIn17
              muxIn18
                           : in std logic vector (31 downto 0);
                          : in std logic vector (31 downto 0);
             muxIn19
                          ; in std_logic_vector (31 downto 0);
: in std_logic_vector (31 downto 0);
             muxIn20
             muxIn21
             muxIn22
                          : in std_logic_vector (31 downto 0);
              muxIn23
                           : in std logic vector (31 downto 0);
                          : in std_logic_vector (31 downto 0);
             muxIn24
                          : in std_logic_vector (31 downto 0);
: in std_logic_vector (31 downto 0);
              muxIn25
              muxTn26
34
              muxIn27
                          ; in std_logic_vector (31 downto 0);
              muxIn28
                           : in std logic vector (31 downto 0);
                          : in std logic vector (31 downto 0);
              muxIn29
                         : in std logic vector (31 downto 0);
: in std_logic_vector (31 downto 0);
              muxIn30
              muxIn31
              encoder32In : in std_logic_vector(31 downto 0);
40
              BusMuxOut : out std logic vector (31 downto 0)
41
     end entity the bus;
     architecture structure of the bus is
     signal Mux sel: std logic vector (4 downto 0);
46
47
     begin
     Bus_encoder: encoder32to5 port map(encoder32In, Mux_sel);
49
     Bus Mux: 1pm mua port map (muxIn0, muxIn1, muxIn2, muxIn3, muxIn4, muxIn5,
     muxIn6, muxIn7, muxIn8, muxIn9, muxIn10, muxIn11, muxIn12, muxIn13,
     muxIn14, muxIn15, muxIn16, muxIn17, muxIn18, muxIn19, muxIn20, muxIn21,
     muxIn22, muxIn23, muxIn24, muxIn25, muxIn26, muxIn27, muxIn28, muxIn29,
muxIn30, muxIn31, Mux_sel, BusMuxOut);
54
     end architecture structure;
```

Figure 16: bus code

#### encoder32to5.vhd

```
library ieee;
 use ieee.std logic 1164.all;
 use ieee.std logic unsigned.all;
 entity encoder32to5 is port(
    input : in std_logic_vector(31 downto 0);
    output; out std_logic_vector(4 downto 0)
8
 end entity encoder32to5;
 architecture behav of encoder32to5 is
 begin
 14
      else "000001"
          else "00010"
          else "00011"
          else "00100"
          else "00101"
          18
      else "00110"
            when
      else "00111"
          else "01000"
          when
            else "01001"
          when
      else "01010"
            when
      else "01011"
24
            when
      else "01100"
          else "01101"
          when
            else "01110"
            when
            else "01111"
28
          when
      else "10000"
            when
      else "10001"
          else "10010"
            when
      else "10011"
            when
      else "10100"
          else "10101"
            when
      else "10110"
          else "10111"
          when
          else "11000"
          else "11001"
      else "11010"
            when
      else "11011"
          41
      else "11100"
          when
            else
42
      else "111110"
          43
      else "11111"
44
 end architecture behav;
```

Figure 17: 32-to-5 encoder

## Ipm\_mua (built-in function)




Figure 18: schematic of built-in MUA function

#### MDR.vhd

```
library ieee;
use ieee.std logic 1164.all;
      use ieee.std logic unsigned.all;
      use work.components_all.all;
      entity MDR is port(
      MDMux read: in std logic;
      MDR enable: in std_logic;
clr: in std_logic;
clk: in std_logic;
10
      MDR inl:in std logic vector(31 downto 0);
MDR in2: in std logic vector(31 downto 0); --1 is from bus, 2 is from memory
MDR out: out std logic vector(31 downto 0)
14
15
16
17
18
19
20
21
      );
      end entity MDR;
      architecture behav of MDR is
signal MDMux_out: std_logic_vector(31 downto 0);
      begin
      MDMux_out <= MDR_in1 when MDMux_read = '0' else
                              MDR in2;
22
23
24
      The MDR: register32bit port map (MDMux_out, MDR_enable, clr, clk, MDR_out);
      end architecture behav;
```

Figure 19: MDR code

# Section 2: Testbench

## Testbench file for "and" instruction:

```
library leee;
          use ieee.std logic 1164.all;
         entity datapath_and_tb is
         architecture logic of datapath_and_tb is
        signal clk_tb : std_logic;
signal clr_tb : std_logic;
signal IncPC_tb : std_logic;
signal MDRRead_tb : std_logic;
signal aluop : std_logic_vector(4 downto 0);
         signal encoderIn tb: std logic_vector(31 downto 0);
signal RegEnable tb: std logic_vector(31 downto 0);
signal Mdatain_tb: std_logic_vector(31 downto 0);
        signal BusMuxOut_tb; IRout_tb: std logic_vector(31 downto 0);
signal Zout_tb:std_logic_vector(63 downto 0);
signal R2out_tb: std logic_vector(31 downto 0);
signal R4out_tb: std_logic_vector(31 downto 0);
signal R5out_tb: std_logic_vector(31 downto 0);
signal R5out_tb: std_logic_vector(31 downto 0);
signal H5out_tb; L0out_tb: std_logic_vector(31 downto 0);
         type state is(default, Reg_loadla, Reg_loadla, Reg_load2a, Reg_load2b, Reg_load3b, T0, T1, T2, T3, T4, T5, T6);
signal present_state: State := default;
         component datapath
                port (
                         clk: in std logic;
29
                         clk: in std logic;
encoderin: in std logic_vector(31 downto 0);
register_enable : in std_logic_vector(31 downto 0);
Mdatain : in std_logic_vector(31 downto 0);
MDR_Read : in std_logic;
ALU_sel : in std_logic_vector(4 downto 0);
PC_plus : in std_logic;
                         BusMuxOut: out std logic_vector(31 downto 0);
R2out : out std logic_vector(31 downto 0);
R4out : out std_logic_vector(31 downto 0);
39
                           RSout
                                          : out std_logic_vector(31 downto 0);
                                         cout std logic_vector(31 downto 0);
cout std logic_vector(31 downto 0);
cout std logic_vector(31 downto 0);
cout std_logic_vector(31 downto 0);
cout std_logic_vector(63 downto 0)
41
                           HIout
                           LOout
                           IRout
                         Zout
46
47
         end component;
4.9
          Test : datapath port map (clk_tb, encoderIn_tb, RegEnable_tb, Mdatain_tb, MDRRead_tb,
         aluop, IncPC tb, BusMuxOut tb,
R2out tb, R4out tb, R5out tb, HIout tb, LOout tb, IRout tb, Zout tb);
51
52
53
55
55
57
59
60
          clk_process: process
         begin
         clk tb <= '1', '0' after 10 ns;
wait for 20 ns;
end process clk_process;
          process (clk_tb)
          begin
                 if (clk tb'event and clk tb = 'l') then
                          case present state is
62
63
                                 when default =>
                                   present_state <= Reg_loadla;
when Reg_loadla =>
65
                                          present state <= Reg load1b;
                                  when Reg_load1b =>
    present_state <= Reg_load2a;</pre>
```

Figure 20: first page of testbench code for "and" instruction

```
when Reg load2a =>
                               present state <= Reg load2b;
                           when Reg_load2b =>
                           present_state <= Reg_load3a;
when Reg_load3a =>
                               present_state <= Reg_load3b;
                           when Reg_load3b =>
                               present_state <= T0;
                           when TO =>
                               present_state <= T1;
                           when T1 =>
 79
80
81
                               present state <= T2;
                           when T2 =>
                               present_state <= T3;
                           when T3 =>
 83
84
                               present_state <= T4;
                           when T4 =>
                                present state <= T5;
                           when T5 =>
                          present_state <= T6;
when others =>
 88
                    end case;
 90
91
              end if:
        end process;
 93
94
95
        process (present state)
        begin
              case present state is
 96
97
                     when default =>
                          IncPC_tb <= '0';
MDRRead tb <= '0';
                           aluOp <= (others => '0');
                          Mdatain tb <= (others => '0');
encoderIn tb <= (others => '0');
RegEnable tb <= (others => '0');
                    when Reg_loadla =>
                          Mdatain_tb <= x"00000022";
MDRRead_tb <= '0', '1' after
                                                       '1' after 10 ns, '0' after 25 ns;
                          RegEnable tb <= (others=>'0'), (20=>'1', others=>'0') after 10 ns, (others=>'0') after 25 ns; -- MDRin enable (the 20th bit of regenable);
                     when Reg_loadlb =>
                          encoderIn tb <= (others=>'0'), (21 => '1', others => '0') after 10 ns, (others=>'0') after 25 ns;
                           RegEnable tb <= (others=>'0'), (2 => '1', others => '0') after 10 ns, (others=>'0') after 25 ns;
                    when Reg load2a =>
                          Mdatain tb <= x"00000024";
MDRRead tb <= '0', '1' after 10 ns, '0' after 25 ns;
114
115
                          RegEnable_tb <= (others=>'0'), (20=>'1', others=>'0') after 10 ns, (others=>'0') after 25 ns; -- MDRin
                    when Reg_load2b =>
                          n Reg_load2b =>
encoderIn_tb <= (others=>'0'), (21 => '1', others => '0')after 10 ns,
(others=>'0') after 25 ns;
RegEnable tb <= (others=>'0'), (4 => '1', others => '0')after 10 ns,
(others=>'0') after 25 ns; -- R4 load_en
118
                    when Reg_load3a =>
                          Mdatain_tb <= x"000000026";
Mdatain_tb <= x"000000026";
MDRRead_tb <= '0', '1' after 10 ns, '0' after 25 ns;
RegEnable tb <= (others=>'0'), (20=>'1', others=>'0') after 10 ns,
(others=>\frac{7}{0}') after 25 ns;
                     when Reg_load3b =>
                          a Reg_loadsb =>
encoderIn_tb <= (others=>'0'), (21 => '1', others => '0')after 10 ns,
(others=>'0') after 25 ns;
128
                           RegEnable_tb <= (others=>'0'), (5 => '1', others => '0')after 10 ns,
```

Figure 21: second page of testbench code for "and" instruction

```
(others=>'0') after 25 ns; -- R5 load en
            when TO =>
                   encoderIn_tb <= (20 => '1', others => '0'); -- pc encoder
RegEnable tb <= (21 => '1', 23 => '1', others => '0'); -- MAR, Zin
IncPC_tb <= '1';
                   encoderIn tb <= (19 => '1', others => '0'); -- zlow encoder
RegEnable_tb <= (18 => '1', 20 => '1', others => '0'); -- pc load_en, MDR
                   load_en
IncPC tb <= '0';</pre>
                  MDRRead_tb <= '1';
                  Mdatain_tb <= x"4A920000"; -- opcode for "and R5, R2, R4"
                  m TZ =>

MDRRead_tb <= '0';

Mdatain_tb <= (others => '0');

encoderIn_tb <= (21 => '1', others => '0'); -- MDR encoder input

RegEnable_tb <= (19 => '1', others => '0'); -- IR load_en
                  encoderIn tb <= (2 => '1', others => '0'); -- R2 encoder input RegEnable_tb <= (22 => '1', others => '0'); -- RY load_en
                   encoderIn_tb <= (4 => '1', others => '0'); -- R4 encoder input aluOp <= "01001";
                   RegEnable tb <= (23 => '1', others => '0'); -- RZ load en
                   encoderIn tb <= (19 => '1', others => '0'); -- Zlow encoder
RegEnable tb <= (5 => '1', 17=>'1', others => '0'); -- R5, LO load en
                   encoderIn_tb <= (18 => '1', others => '0'); -- Zhigh encoder
RegEnable_tb <= (16 => '1', others=>'0'); -- HI load_en
             when others =>
     end case;
end process;
end architecture;
```

Figure 22: third page of testbench code for "and" instruction

The above printout of the VHDL code for the "and" instruction testbench is similar to most other testbenches other than the "negative" and "not" instruction testbenches. The ones that are similar to the "and" instruction testbench differ in only three places. The value of the instruction opcode and the value of the ALU opcode. The value in registers is occasionally different in order to properly show the correct functionality of the instruction. The "negative" and "not" instruction test benches are similar to each other and, on top of the differences mentioned previously, differ from the other testbenches by having one less state due to needing less registers.

## Section 3: Functional Simulation and Demonstration

The screenshots of the testbench files for all the functional simulation result shown below have been provided in Section 2: Testbench above.

## 3.a and R5, R2, R4




Figure 23:Functional simulation for AND operation

- (1) R2 is initialized with value 34 in decimal (or hex "0000\_0022"/ "100010" in binary)
- (2) R4 is initialized with value 36 in decimal (or hex "0000 0024"/ "100100" in binary)
- (3) R5 is initialized with value 38 in decimal (or hex "0000\_0026"/ "100110" in binary)
- **T0**: PCout signal is for encoder to select PC as input to the bus, incPC turns to '1' (to increment the PC), MARin and Zin enables the registers MAR and Z, respectively.
- **T1**: Zlowout signal for encoder selects the lower half of register as input to the bus, PCin enables the PC, MDRin enables the MDR to accept data, read signal select Mdata as input to the MDR, the Mdatain is loaded with the instruction x"4A920000" for the AND operation.
- T2: MDRout signal causes the bus to select the output of MDR as input, IRin enables the IR.
- **T3**: R2out is the input to the bus encoder for selection of R2 as the input to the bus, Yin enables the Y register.
- **T4**: R4out is the input to the bus encoder for selection of R4 as the input to the bus, AND is the opcode signal for the ALU to performance AND operation, Zin enables register Z to accept data.
- **T5**: Zlowout signal ensure the bus takes the lower 32-bit of the Z register (the result of the AND operation) as the input, R5in enables R5 to accept data coming from the bus.
- (4) As we can see in Figure 23 above, in the end of state T6 (State T6 is an extra step for the upper 32-bit of register Z), the result of the AND operation is equal to 100000 which makes logical sense (100010 and 100100 = 100000). The IRout also matches the instruction opcode for this operation, which is **x"4A920000"**. The ALU signal is 01001 which is the opcode for the AND operation.

## 3.b or R5, R2, R4




Figure 24:Functional simulation for OR operation

- (1) R2 is initialized with value 34 in decimal (or hex "0000\_0022"/ "100010" in binary)
- (2) R4 is initialized with value 36 in decimal (or hex "0000\_0024"/ "100100" in binary)
- (3) R5 is initialized with value 38 in decimal (or hex "0000\_0026"/ "100110" in binary)

The control sequences are mostly the same as the AND operation in 3.a and R5, R2, R4, except the OR operation has a different instruction and ALU opcode which is equal to **x"52920000"** and **01010**, respectively.

(4) As we can see in Figure 24 above, in the end of state T6 (State T6 is an extra step for the upper 32-bit of register Z), the result of the OR operation is equal to 100110 which makes logical sense (100010 or 100100 = 100110).

## 3.c add R5, R2, R4




Figure 25:Functional Simulation for ADD operation

- (1) R2 is initialized with value 34 in decimal (or hex "0000\_0022"/ "100010" in binary)
- (2) R4 is initialized with value 36 in decimal (or hex "0000\_0024"/ "100100" in binary)
- (3) R5 is initialized with value 38 in decimal (or hex "0000\_0026"/ "100110" in binary)

The control sequences are mostly the same as the AND operation in 3.a and R5, R2, R4, except the ADD operation has a different instruction and ALU opcode which is equal to **x"1A920000"** and **00011**, respectively.

(4) As we can see in Figure 25 above, in the end of state T6 (State T6 is an extra step for the upper 32-bit of register Z), the result of the ADD operation is equal to 1000110 (34+36 = 70 (in decimal)) which makes logical sense.

## 3.d sub R5, R2, R4




Figure 26:Functional Simulation of sub operation

- (1) R4 is initialized with value 34 in decimal (or hex "0000\_0022"/ "100010" in binary)
- (2) R2 is initialized with value 36 in decimal (or hex "0000\_0024"/ "100100" in binary)
- (3) R5 is initialized with value 38 in decimal (or hex "0000\_0026"/ "100110" in binary)

The control sequences are mostly the same as the ADD operation in 3.c add R5, R2, R4, except the sub operation has a different instruction and ALU opcode which is equal to x"22920000" and 00100, respectively.

(4) As we can see in Figure 26 above, in the end of state T6 (State T6 is an extra step for the upper 32-bit of register Z), the result (which is inside both R5 and the LO register) of the sub operation is equal to 00010 (36 - 34 = 2 (in decimal)) which makes logical sense.

## 3.e mul R2, R4




Figure 27:Functional Simulation of mul operation

- (1) R2 is initialized with value 8 in decimal (or hex "0000 0008"/ "1000" in binary)
- (2) R4 is initialized with value 4 in decimal (or hex "0000\_0004"/ "0010" in binary)

The control sequences are mostly the same as the ADD operation in 3.c add R5, R2, R4, except the MUL operation has a different instruction and ALU opcode which is equal to **x"72920000"** and **01110**, respectively. In addition, the higher 32-bit of register Z is outputted to the HI register at state T6.

(4) As we can see in Figure 27 above, in the end of state T6, the result of the MUL operation is equal to 100000 (8 \* 4 = 32 (in decimal)) which makes logical sense. The result of the operation is stored in the LO register as expected. The R5out in the above diagram is included only for convenience (not making change to the testbench code), the actual operation does not involve R5.




Figure 28:Functional Simulation for div operation

- (1) R2 is initialized with value 9 in decimal (or hex "0000\_0009"/ "1001" in binary)
- (2) R4 is initialized with value 4 in decimal (or hex "0000\_0004"/ "0010" in binary)

The control sequences are mostly the same as the MUL operation in 3.e mul R2, R4, except the div operation has a different instruction and ALU opcode which is equal to **x"7A920000"** and **01111**, respectively. In addition, the higher 32-bit of register Z is outputted to the HI register at state T6.

(4) As we can see in Figure 28 above, in the end of state T6, the result of the div operation is equal to 2R1 (9/4=2R1(in decimal)) which makes logical sense. The quotient (10 = 2 (in decimal)) of the operation is stored in the LO register, and the remainder (01 = 1(in decimal)) is stored in the HI register as expected. The R5out in the above diagram is included only for convenience (not making change to the testbench code), the actual operation does not involve R5.

## 3.g shr R5, R2, R4




Figure 29:Functional Simulation of shr operation

- (1) R2 is initialized with value 34 in decimal (or hex "0000\_0022"/ "100010" in binary)
- (2) R4 is initialized with value 2 in decimal (or hex "0000\_0002"/ "000010" in binary)
- (3) R5 is initialized with value 38 in decimal (or hex "0000\_0026"/ "100110" in binary)

The control sequences are mostly the same as the SUB operation in 3.d sub R5, R2, R4, except the SHR operation has a different instruction and ALU opcode which is equal to **x"2A920000"** and **00101**, respectively.

(4) As we can see in Figure 29 above, in the end of state T6, the result of the SHR operation is equal to 1000 which makes logical sense. The content in R2 (100010) is shifted to the right by 2 bits (content in R4), which results in 10000 and it is stored in R5. The initial value stored in R5 is overwritten.

## 3.h shl R5, R2, R4




Figure 30:Functional Simulation of shl operation

- (1) R2 is initialized with value 34 in decimal (or hex "0000 0022"/ "100010" in binary)
- (2) R4 is initialized with value 2 in decimal (or hex "0000\_0002"/ "000010" in binary)
- (3) R5 is initialized with value 38 in decimal (or hex "0000\_0026"/ "100110" in binary)

The control sequences are mostly the same as the SHR operation in 3.g shr R5, R2, R4, except the SHL operation has a different instruction and ALU opcode which is equal to **x"32920000"** and **00110**, respectively.

(4) As we can see in Figure 30 above, in the end of state T6, the result of the SHL operation is equal to 10001000 which makes logical sense. The content in R2 (100010) is shifted to the left by 2 bits (content in R4), which results in 10001000 and it is stored in R5. The initial value stored in R5 is overwritten.

## 3.i ror R5, R2, R4




Figure 31:Functional Simulation of ror operation

- (1) R2 is initialized with value 34 in decimal (or hex "0000\_0022"/ "100010" in binary)
- (2) R4 is initialized with value 4 in decimal (or hex "0000 0004"/ "000010" in binary)
- (3) R5 is initialized with value 38 in decimal (or hex "0000\_0026"/ "100110" in binary)

The control sequences are mostly the same as the SHR operation in 3.g shr R5, R2, R4, except the ROR operation has a different instruction and ALU opcode which is equal to **x"3A920000"** and **00111**, respectively.

## 3.j rol R5, R2, R4




Figure 32:Functional Simulation of rol operation

- (1) R2 is initialized with value 34 in decimal (or hex "0000\_0022"/ "100010" in binary)
- (2) R4 is initialized with value 4 in decimal (or hex "0000\_0004"/ "000010" in binary)
- (3) R5 is initialized with value 38 in decimal (or hex "0000\_0026"/ "100110" in binary)

The control sequences are mostly the same as the ROR operation in 3.i ror R5, R2, R4, except the ROL operation has a different instruction and ALU opcode which is equal to **x"42920000"** and **01000**, respectively.

(4) As we can see in Figure 32 above, in the end of state T6, the result of the ROL operation is equal to **100010**0000 which makes logical sense. The content in R2 (100010) is rotated to the left by 4 bits (content in R4), which means the four least significant bits (0000) will become the four most significant bit of the 32-bit number since it got rotated to the left.

## 3.k neg R5, R2




Figure 33:Functional Simulation of neg operation

- (1) R2 is initialized with value 34 in decimal (or hex "0000 0022"/ "100010" in binary)
- (3) R5 is initialized with value 38 in decimal (or hex "0000\_0026"/ "100110" in binary)

The control sequences are mostly the same as the ROR operation in 3.i ror R5, R2, R4, except the NEG operation has a different instruction and ALU opcode which is equal to **x"82920000"** and **10000**, respectively. In addition, neg operation only has 5 states (T0 to T4) since the instruction does not involve register R4, the T5 shown in the diagram above is only for demonstration of the HI register, which is filled with zero.

## 3.l not R5, R2




Figure 34:Functional Simulation of not operation

- (1) R2 is initialized with value 34 in decimal (or hex "0000\_0022"/ "100010" in binary)
- (3) R5 is initialized with value 38 in decimal (or hex "0000\_0026"/ "100110" in binary)

The control sequences are mostly the same as the NEG operation in 3.k neg R5, R2, except the NOT operation has a different instruction and ALU opcode which is equal to **x"8A920000"** and **10001**, respectively. In addition, the NEG operation only has 5 states (T0 to T4) since the instruction does not involve register R4, the T5 shown in the diagram above is only for demonstration of the HI register, which is filled with zero.

 ones, and ones with zeros. The result will be stored in R5, and the process does not involve R4. It can be clearly seen that the right most 6 digits (100010) become 011101, which confirms the result.