## **X3M Register Reference Manual PWM**

## **Revision History**

Revision	Date	Description
1.0	August-28-2020	Initial Release
		Ø



PWMx (x = 0, 1, 2)

BASE_A	BASE_ADDR: 0xA500D000, 0xA500E000, 0xA500F000								
Offset	Register Name	Access	Bits	Field Name	Default Value	Description			
00H	PWM_EN	RW	[31:7]	Reserved					
			[6]	MODE_SEL	1'h0	Mode selection: 0: Normal mode. 1: Simulation mode.			
			[5:4]	Reserved					
			[3]	PWM_INT_EN	1'h0	PWM interrupt enable: 0: PWM interrupt generation is disabled. 1: PWM interrupt generation is enabled.			
			[2]	PWM2_EN	1'h0	PWM2 channel enable: 0: PWM2 channel is disabled, output low level. 1: PWM2 channel is enabled.			
			[1]	PWM1_EN	1'h0	PWM1 channel enable: 0: PWM1 channel is disabled, output low level 1: PWM1 channel is enabled.			
			[0]	PWM0_EN	1'h0	PWM0 channel enable: 0: PWM0 channel is disabled, output low level. 1: PWM0 channel is enabled.			
04H	TIME_SLICE	RW	[31:16]	Reserved	( XXI				
			[15:0]	REG_TIME_SLICE	16'h400	If PWM_INT_EN =1, the PWM generates interrupts periodically.  The interrupt period is defined by REG_TIME_SLICE:  Interrupt period = Tpwm_mclk * 1024 * REG_TIME_SLICE			
08H	PWM_FREQ	RW	[31:28]	Reserved					
			[27:16]	PWM_FREQ1	12'h400	The frequency of PWM1 output = Fpwm_mclk / PWM_FREQ1. The PWM1 will output high level when configured to 0 or 1.			
			[15:12]	Reserved					
			[11:0]	PWM_FREQ0	12'h400	The frequency of PWM0 output = Fpwm_mclk / PWM_FREQ0. The PWM0 will output high level when configured to 0 or 1.			



= 0, 1, 2)

PWMx (x | BASE\_ADDR: 0xA500D000, 0xA500E000, 0xA500F000 **Default Value Description Register Name** Bits Field Name Offset Access [31:12] Reserved PWM\_FREQ1 RW 0CH PWM\_FREQ2 12'h400 The frequency of PWM2 output = Fpwm\_mclk / PWM\_FREQ2. [11:0] The PWM2 will output high level when configured to 0 or 1. Reserved 14H PWM RATIO RW [31:24] [23:16] 8'h0 The high level ratio to period of PWM2. Duty cycle = PWM\_RATIO2/256. PWM RATIO2 [15:8] PWM\_RATIO1 8'h0 The high level ratio to period of PWM1. Duty cycle = PWM\_RATIO1/256. PWM\_RATIO0 The high level ratio to period of PWM0. Duty cycle = PWM\_RATIO0/256. 8'h0 [7:0] PWM\_SRCPND [31:1] 1CH W1C Reserved PWM\_SRCPND PWM interrupt source pending: [0] 1'h0 For read: 0: The interrupt source is inactive. 1: The interrupt source is active. For write: 0: No effect. 1: Clears the corresponding source. PWM\_INTMASK RO [31:1] 20H Reserved [0] PWM\_INTMASK Mask for the PWM interrupt: 1'h0 0: Unmasked. 1: Masked. PWM SETMASK 24H WO [31:1] Reserved PWM\_SETMASK Sets mask for the PWM interrupt: [0] 1'h0 0: No effect. 1: Masks the PWM interrupt. PWM\_UNMASK 28H WO [31:1] Reserved PWM\_UNMASK Used to unmask the PWM interrupt: 1'h0 [0] 0: No effect. 1: Unmasks the PWM interrupt.