


AXI


Write
Read
IDLE
AWREADY=1
WRITE_ADDR
WREADY=1
WRITE_DATA
BREADY=1
WRITE_WAIT
IDLE
ARVAID=1
READ_ADDR
READ_DATA
RVAID=1
READ_WAIT


AHB Master
H_IDLE
HBUSREQ0||HBUSREQ1
H_ARB
HREADY=1
H_ADDR_PHASE
HSEL_UART=1
H_DATA_PHASE
tx_fifo_full|| HREADY=0
H_CHECK_READY
HREADYOUT=1
H_RESP
AHB Slave
S_IDLE
HSEL=1&&HTRANS=NONSEQ
S_DECODE
busy/full
HREADYOUT=0
S_DATA_WAIT
S_ACCESS

AXI Message Sequence



AHB Message Sequence

