WikiChip About





MAIN SITE **NEWS** NODE V CONFERENCES V SUPERCOMPUTERS ISA ~ IEDM 2017 **ISSCC 2018** VLSI 2018 HOT CHIPS 30



♣ Home → Process Technologies → GlobalFoundries 14HP process, a marriage of two technologies

### --lobalFoundries 14HP process, a G+

## -narriage of two technologies

■ David Schor
 ■ Process Technologies
 March 2, 2018
 Tagged 14HP, 14nm, FinFET, GlobalFoundries, IBM, process technology, silicon on insulator, SOI

### **Back-end**

GlobalFoundries 14HP features a whopping 17-layer metal stack, only matched by GlobalFoundries own 7nm process high-performance stack we detailed last year.

14HP Stack			
Layer	Pitch	Note	
M1	64 nm	1x	
M2	64 nm	1x	
M3	64 nm	1x	
M4	80 nm	1.3x	
M5	80 nm	1.3x	
M6	128 nm	2x	
M7	128 nm	2x	
M8	128 nm	2x	
M9	128 nm	2x	
M10	256 nm	4x	


⊗ ezoic

report this ac

f		14HP Stack	
	l11	256 nm	4x
<b>y</b>	112	360 nm	5.6x
G+ in	113	360 nm	5.6x
	114	360 nm	5.6x
	115	360 nm	5.6x
ı	M16	2.4 µm	40x
1	M17	2.4 μm	40x

For the most part those layers are fairly standard. Devices are hooked up using standard tungsten stud contacts to the source-drain region through titanium silicide. We noted earlier that this process combined IBM's original SOI front-end with GlobalFoundries middle-of-line and back-end from their standard 14nm bulk process. It's worth pointing out that there is a great deal of overlap between their 14HP and GlobalFoundries upcoming 7nm process. While the local interconnect layers in 7LP has shrunk to facilitate denser routing and enable proper device shrink, most of the remaining back-end layers are very similarly defined (80nm, 128nm, 256nm, 360nm, and 2.4 micron). To us this suggest a good amount of co-design and overlap took place between the two technologies which might ultimately result in a smoother ramp-up for their 7nm process.

The two very top uniquely large (40x) layers are designed to allow efficient power and global clock distribution across IBM's large dies. Those layers are the same pitch as their 22nm and will remain the same pitch for GF's 7nm. Under the 40x layers are four global signal wiring layers.



### **RECENT STORIES**



Arm Announces a New Security Certification Program for IoT Devices February 25, 2019

Last year Arm detailed their vision of

a trillion connected devices and the Neoverse platform that

[...]



### Arm Launches New Neoverse N1 and E1 Server Cores

February 20, 2019

Last year, Arm outlined their vision

for a trillion connected devices. The vision involves many

[...]



Samsung Discloses Exynos M4 Changes, Upgrades Support for ARMv8.2, Rearranges The Back-End

January 14, 2019

Last November Samsung announced the Exynos 9820, their latest flagship processor which should find

[...]



### IEDM 2018: Intel's 10nm Standard Cell Library and Power Delivery

January 6, 2019

The standard cell library contains an

assortment of primitive cells that implement common logic

[...]



ARM Announces the Mali-C52 and Mali-C32 ISPs for Intelligent Vision Devices

January 3, 2019

Back in early 2017 ARM announced

the Mali-C71, their first homegrown ISP design. The C71 targets


[...]



14HP metal stack cross-section (ISSCC 2018, IBM)

For metal 1 through 3 which has a pitch of 64 nm GlobalFoundries uses double patterning. Unlike Self-Aligned Double Patterning (SADP) used by GF 14nm and 7nm as well as all of Intel's recent nodes, 14HP uses an alternative patterning technique called litho-etch-litho-etch (LELE) in order to double the pitch density.

Under LELE you start out with a substrate, the device layer, and the hardmask. The layer is then split into two masks.



WikiChip's diagram of Starting structure

We then apply the photoresist and expose it to light over a mask in order to get the desired pattern. Since our desired minimal metal pitch is 64nm, we can start with a 128nm pattern pitch.

# Litho 1 Light Source Mask Pattern Photoresist


### **TOPICS**

ISSCC 2018 HBM IEDM Intel Supercomputers


AMD Core I5 Edge Computing Qualcomm GPU

14nm ARMv8 7LPP Coffee Lake Nvidia EUV

Zen TSMC 16nm Ryzen Packaging 3D Packaging




We then transfer the pattern onto the hardmask which will be used for subsequent steps serving as an ad hoc mask.



WikiChip's diagram of the etch step in LELE.

Now we can shift the pattern and repeat the process with another set of patterns and photoresist using the same 128nm pattern pitch.




VLSI Symposium 12nm FinFET ARM IBM

Xeon Scalable GlobalFoundries ISSCC AI

IEDM 2017 VLSI 2018 10nm Process Technology


X86 Samsung Core I7 7nm EMIB



WikiChip diagram of the second Litho step with a new set of lines and photoresist **in** 

We finally use the hardmask and resist as an etch mask for the underlying device layer.

# Etch 2



WikiChip's diagram of the final etching step.

Following the second etch we're left with the desired pattern where the minimum pitch is achieved is the desired 64nm for this process.

Spotted an error? Help us fix it! Simply select the problematic text and press Ctrl+Enter to notify us.

Pages: 1 2 3 4 5

### **RELATED POST**



IBM Chooses Samsung 7nm EUV for Next-Gen POWER and Z Microprocessors


December 20, 2018 / No Comment

Intel Cascade Lake Brings Hardware Mitigations, AI Acceleration, SCM Support



AMD Discloses Initial Zen 2 Details December 25, 2018 / 17 Comments

Intel Discloses 9th Gen Core, Refreshes Core X, And Reintroduces STIM



f

y

G+
ip | Privacy policy | About WikiChip | Disclaimers

Twitter

in