







# MCAV ESDA ELECTRICAL


## Chassis Grounding



APPROVALS	DATE	PROJECT
ENG:		TITLE *
Cannot open file C:\Users\Chamika\Downloads\dow nload.png. File does not exist.		SIZE A3 DWG NO.
SCALE:	FILE NAME ESC_PCB_V2_Top_Level.SchDoc	SHEET 1 OF 11

3. Inductance value L  
 Since we are not building a precision filter, we just want some impedance at “fast stuff” but negligible at DC, so 1-10uH should be good. Smaller value wouldn’t serve the purpose.





Hall effect sensor implementation. Different chip symbol model used here and needs to be changed to TMAG5115 from Ti

Table 8-2. External Components

COMPONENT	PIN 1	PIN 2	RECOMMENDED
C1	V <sub>CC</sub>	GND	A 0.01- $\mu$ F (minimum) ceramic capacitor rated for V <sub>CC</sub>
C2	OUT	GND	Optional: Place a ceramic capacitor to GND
R1	OUT	REF <sup>(1)</sup>	Requires a resistor pullup

(1) REF is not a pin on the TMAG5115 device, but a REF supply-voltage pullup is required for the OUT pin. The OUT pin may be pulled up to V<sub>CC</sub>.

#### 8.2.1.2.1 Configuration Example

In a 3.3-V system, 3.0 V  $\leq$  V<sub>ref</sub>  $\leq$  3.6 V. Use [Equation 2](#) to calculate the allowable range for R1.

$$\frac{V_{\text{ref max}}}{30 \text{ mA}} \leq R_1 \leq \frac{V_{\text{ref min}}}{100 \mu\text{A}}$$
(2)

For this design example, use [Equation 3](#) to calculate the allowable range of R1.

$$\frac{3.4 \text{ V}}{30 \text{ mA}} \leq R_1 \leq \frac{3.2 \text{ V}}{100 \mu\text{A}}$$
(3)

Therefore:

$$120 \Omega \leq R_1 \leq 30 \text{ k}\Omega$$
(4)

After finding the allowable range of R1 ([Equation 4](#)), select a value between 500  $\Omega$  and 32 k $\Omega$  for R1.

Assuming a system bandwidth of 10 kHz, use [Equation 5](#) to calculate the value of C2.

$$2 \times f_{\text{BW}} \text{ (Hz)} < \frac{1}{2\pi \times R_1 \times C_2}$$
(5)

For this design example, use [Equation 6](#) to calculate the value of C2.


$$2 \times 10 \text{ kHz} < \frac{1}{2\pi \times R_1 \times C_2}$$
(6)

An R1 value of 10 k $\Omega$  and a C2 value less than 820 pF satisfy the requirement for a 10-kHz system bandwidth.

A selection of R1 = 10 k $\Omega$  and C2 = 680 pF can cause a low-pass filter with a corner frequency of 23.4 kHz.


Title		
Size A4	Number	Revision
Date: 12/07/2025	Sheet of	
File: Hall_effect_sensor.SchDoc		Drawn By:

In this application, the DRV8353R is configured to use one sense amplifier in unidirectional mode for a summing current sense scheme often used in trapezoidal or hall-based BLDC commutation control. Additionally, the device is configured in dual supply mode using the integrated buck regulator for the VM gate drive voltage supply to decrease internal power dissipation.



Title		
Size	Number	Revision
A4		
Date: 12/07/2025	Sheet of	
File: gate_driver.SchDoc	Drawn By:	

A



B

A

B

C

C

D

D

Title		
Size	Number	Revision
A4		
Date: 12/07/2025	Sheet of	
File: Hbridge1.SchDoc	Drawn By:	

**A**

Take a look at the example design from datasheet, I circled the upper half of the bridge, which we can see that a bypass capacitor is connected to ground, which is done on the top right corner on the schematic [CBYP2].

The other big chunk is the shunt resistor [RSEN2], with its value requiring a double check, which doesn't seem to have a cap in parallel.

**B**

[CBYP2] together with the cap in parallel act as decoupling capacitors, responsible for mid range frequencies and high frequencies respectively. These are just universal values (might need to look into videos about decoupling capacitors for better options)

**C**

The RC Snubber circuits [Not found] [Not found] limit the inductive voltage spikes that the inverter's MOSFETs experience while switching. for the values, we need to follow 7-step

<https://e2e.ti.com/support/motor-drivers-group/motor-drivers/f/motor-drivers-forum/991693/faq-proper-rc-snubber-design-for-motor-drivers?isearch=e2e-sitesearch&keymatch=rc%20snubber&start=1>

<https://www.ti.com/document-viewer/lit/html/SSZTBC7>

Proper RC Snubber Design

When switching high currents through external power MOSFETs to commutate a BLDC motor, ringing can occur, leading to concerns in electromagnetic interference (EMI), circuit jitter, excessive power dissipation, and overstressing components. This is often due to parasitic inductances and capacitances in the Printed Circuit Board (PCB), specifically in the high-current-carrying phase nets between the high-side and low-side MOSFETs. Inductors and capacitors form an inductor-capacitor (L-C) tank circuit, resulting in resonance during switching events.


In order to mitigate the ringing at the phase output, a simple resistor-capacitor (R-C) snubber circuit can be used to "snub", or dampen the oscillations. By removing the oscillations, this will reduce potential EMI and increase the longevity of the MOSFETs by reducing voltage overstress. The R-C snubber is placed in parallel as close as possible to each MOSFET's drain and source connections.

To calculate the resistor ( $R_{snub}$ ) and capacitor ( $C_{snub}$ ) values of the R-C snubber circuit, we will use a 7-step procedure that shifts the resonant frequency of the MOSFET ringing to calculate the circuit's parasitic capacitance ( $C_0$ ) and inductance ( $L$ ). Once those are known, they will be used to derive the values of the R-C snubber. The example shown uses the RC snubber next to the CSD18540Q5B MOSFETs ( $Q_{gd} = 6.8nC$ ) of the DRV8343-Q1 EVM.

Seven steps to calculate R-C Snubber (with Example)		
Steps	Description	Example
Step 1	Measure the oscillation frequency ( $f_0$ ) of the $V_{DS}$ ringing with no RC snubber. See Figure 3.	$f_0 = \frac{1}{82ns} = 12.2\text{ MHz}$
Step 2	Add a capacitor ( $C_1$ ) in parallel with the rectifier or FET and measure the shifted oscillation frequency ( $f_1$ ). Select a $C_1$ value that is several times larger than the rectifier's stated typical capacitance at full-reverse voltage in the datasheet. In this example, the rectifier's capacitance is $22\text{pF}$ , so I chose a $100\text{pF}$ value for $C_1$ . A frequency shift of at least 50% is reasonable. See Figure 4.	$C_1 = 100\text{pF}$ $f_1 = \frac{1}{90ns} = 11.1\text{MHz}$
Step 3	Calculate the frequency shift ratio: $m = \frac{f_0}{f_1}$	$m = \frac{12.2\text{ MHz}}{11.1\text{ MHz}} = 1.1$

Number	Revision
12/07/2025	Sheet of Hbridge2.SchDoc Drawn By:

A



A

B

B

C


C

D

D

Title		
Size A3	Number	Revision
Date: 12/07/2025	Sheet of 1	
File: Hbridge3.SchDoc	Drawn By:	














## ETHERNET-PHY



## RJ45 MAG-JACK (RX/TX)



Title		
Size A3	Number	Revision
Date: 12/07/2025	Sheet of	
File: Ethernet_phy.SchDoc	Drawn By:	



Title		
Size	Number	Revision
A2		
Date:	12/07/2025	Sheet of
Editor:	STM32H7_cortex-SekDaa	Drawn By:

