


## Example Definition File 1 – NOR (NAND Implementation)




#Example 1

```
Device {
  N1,N2,N3,N4 are NAND with 2 inputs;
  SW1, SW2 are SWITCH initially with 0;
}
```

```
Connection {
  SW1 connect N1.I1;
  SW1 connect N1.I2;
  SW2 connect N2.I1;
  SW2 connect N2.I2;
  SW1 connect C.I1;
  N1 connect N3.I1;
  N2 connect N3.I2;
  N3 connect N4.I1;
  N3 connect N4.I2;
}
```

```
Monitor {
  N1,N4
}
```

## Example Definition File 2 – Simple SR FlipFlop




#Example 2

```
Device {
  N1, N2, N3, N4 are NAND with 2 inputs;
  SW1, SW2 are SWITCH initially with 0;
  CLK is CLOCK initially with 10 simulation cycles;
}
```

```
Connection {
  SW1 connect N1.I1;
  CLK connect N1.I2;
  CLK connect N2.I1;
  SW2 connect N2.I2;
  N1 connect N3.I1;
  N4 connect N3.I2;
  N2 connect N4.I1;
  N3 connect N4.I2;
}
```

```
Monitor {
  N1,N2;
}
```

## Example Definition File 3 – Complex Circuit



#Example 3

```
Device {
  A,B are OR with 2 inputs;
  C is NAND with 2 inputs;
  D,E are AND with 2 inputs;
  G is NOR with 2 inputs;
  H is XOR with 2 inputs;
  SW1, SW2 are SWITCH initially with 0;
  FF is DTYPE;
  CLK1 is CLOCK initially with 10 simulation cycles;
  CLK2 is CLOCK initially with 5 simulation cycles;
}
```

```
Connection {
  SW1 connect A.I1;
  CLK1 connect A.I2;
  CLK1 connect B.I1;
  SW2 connect B.I2;
  SW1 connect C.I1;
  A connect C.I2;
  A connect D.I1;
  CLK1 connect D.I2;
  C connect E.I1;
  D connect E.I2;
  CLK2 connect FF.ffclock;
  B connect FF.ffdata;
  B connect FF.ffset;
  A connect FF.ffcLEAR;
  FF.q connect G.I1;
  FF.qbar connect G.I2;
  E connect H.I1;
  G connect H.I2;
}
```

```
Monitor {
  A, D, E, FF, G;
}
```