

# 1.8-V, microPower, CMOS Operational Amplifiers, Zero-Drift Series

Check for Samples: OPA333, OPA2333

## **FEATURES**

Low Offset Voltage: 10 µV (max) Zero Drift: 0.05 µV/°C (max) 0.01-Hz to 10-Hz Noise: 1.1  $\mu V_{PP}$ 

Quiescent Current: 17 µA **Single-Supply Operation** Supply Voltage: 1.8 V to 5.5 V Rail-to-Rail Input/Output

microSize Packages: SC70 and SOT23

## **APPLICATIONS**


- **Transducers**
- **Temperature Measurements**
- **Electronic Scales**
- **Medical Instrumentation**
- **Battery-Powered Instruments**
- **Handheld Test Equipment**


#### DESCRIPTION

The OPA333 series of CMOS operational amplifiers use a proprietary auto-calibration technique to simultaneously provide very low offset voltage (10 μV, max) and near-zero drift over time and temperature. These miniature, high-precision, low quiescent current amplifiers offer high-impedance inputs that have a common-mode range 100 mV beyond the rails, and rail-to-rail output that swings within 50 mV of the rails. Single or dual supplies as low as +1.8 V ( $\pm 0.9$  V) and up to +5.5 V ( $\pm 2.75$  V) can be used. These devices are optimized for lowvoltage, single-supply operation.

The OPA333 family offers excellent CMRR without the crossover associated with traditional complementary input stages. This design results in superior performance for driving analog-to-digital converters (ADCs) without degradation of differential linearity.

The OPA333 (single version) is available in the SC70-5, SOT23-5, and SO-8 packages. The OPA2333 (dual version) is offered in DFN-8 (3 mm x 3 mm), MSOP-8, and SO-8 packages. All versions are specified for operation from -40°C to +125°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ORDERING INFORMATION(1)

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at <a href="https://www.ti.com">www.ti.com</a>.

### ABSOLUTE MAXIMUM RATINGS(1)

		VALUE	UNIT
Valtana	Supply	+7	V
Voltage	Signal input terminals (2)	-0.3 to (V+) + 0.3	V
O	Signal input terminals (2)	±10	mA
Curent	Output short-circuit (3)	Continuous	mA
	Operating, T <sub>A</sub>	-40 to +150	°C
Temperature	Storage, T <sub>stg</sub>	-65 to +150	°C
	Junction, T <sub>J</sub>	+150	°C
	Human body model (HBM)	4000	V
Electrostatic discharge (ESD) ratings	Charged device model (CDM)	1000	V
	Machine model (MM)	400	V

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

(3) Short-circuit to ground, one amplifier per package.

<sup>(2)</sup> Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails should be current limited to 10 mA or less.



## ELECTRICAL CHARACTERISTICS: $V_s = +1.8 \text{ V to } +5.5 \text{ V}$

At  $T_A$  = +25°C,  $R_L$  = 10 k $\Omega$  connected to  $V_S$  / 2,  $V_{CM}$  =  $V_S$  / 2, and  $V_{OUT}$  =  $V_S$  / 2, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET \	/OLTAGE					
Vos	Input offset voltage	V <sub>S</sub> = +5 V		2	10	μV
dV <sub>OS</sub> /dT	Input offset voltage drift	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		0.02	0.05	μV/°C
PSRR	Power-supply rejection ratio	$V_S = +1.8 \text{ V to } +5.5 \text{ V}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		1	5	μV/V
	Long-term stability <sup>(1)</sup>		Se	ee note (1)		μV
	Channel separation, dc			0.1		μV/V
INPUT BIA	AS CURRENT					
	land bin north			±70	±200	pA
I <sub>B</sub>	Input bias current	$T_A = -40$ °C to +125°C		±150		pА
Ios	Input offset current			±140	±400	pА
NOISE					-	
		f = 0.01 Hz to 1 Hz		0.3		$\mu V_{PP}$
	Input voltage noise	f = 0.1 Hz to 10 Hz		1.1		$\mu V_{PP}$
i <sub>n</sub>	Input current noise	f = 10 Hz		100		fA/√ <del>Hz</del>
INPUT VO	LTAGE				1	
$V_{CM}$	Common-mode voltage range		(V-) - 0.1		(V+) + 0.1	V
CMRR	Common-mode rejection ratio	$(V-) - 0.1 V < V_{CM} < (V+) + 0.1 V,$ $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	106	130		dB
INPUT CA	PACITANCE				-	
	Differential			2		pF
	Common-mode			4		pF
OPEN-LO	OP GAIN					
A <sub>OL</sub>	Open-loop voltage gain	$(V-) + 100 \text{ mV} < V_O < (V+) - 100 \text{ mV},$ $R_L = 10 \text{ k}\Omega, T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$	106	130		dB
FREQUEN	ICY RESPONSE					
GBW	Gain-bandwidth product	C <sub>L</sub> = 100 pF		350		kHz
SR	Slew rate	G = +1		0.16		V/µs
OUTPUT					<u> </u>	
	V. II	$R_L = 10 \text{ k}\Omega$		30	50	mV
	Voltage output swing from rail	$R_L = 10 \text{ k}\Omega, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			70	mV
I <sub>SC</sub>	Short-circuit current			±5		mA
C <sub>L</sub>	Capacitive load drive		Se	e Typical Ch	naracteristics	
	Open-loop output impedance	f = 350 kHz, I <sub>O</sub> = 0 A		2		kΩ
POWER S	SUPPLY					
Vs	Specified voltage range		1.8		5.5	V
	Outcomet ourrent nor own!!!	I <sub>O</sub> = 0 A		17	25	μA
IQ	Quiescent current per amplifier	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			28	μA
	Turn-on time	V <sub>S</sub> = +5 V		100		μs
TEMPERA	ATURE					
<b>T</b>	Specified range		-40		+125	°C
T <sub>A</sub>	Operating range		-40		+150	°C
T <sub>stg</sub>	Storage range		-65		+150	°C

Product Folder Links: OPA333 OPA2333

<sup>(1) 300-</sup>hour life test at +150°C demonstrated randomly distributed variation of approximately 1  $\mu$ V.



## **THERMAL INFORMATION: OPA333**

			OPA333			
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DBV (SOT23)	DCK (SC70)	UNITS	
		8 PINS	5 PINS	5 PINS		
$\theta_{JA}$	Junction-to-ambient thermal resistance	140.1	220.8	298.4		
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	89.8	97.5	65.4		
$\theta_{JB}$	Junction-to-board thermal resistance	80.6	61.7	97.1	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	28.7	7.6	0.8	10/00	
ΨЈВ	Junction-to-board characterization parameter	80.1	61.1	95.5		
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.


### **THERMAL INFORMATION: OPA2333**


			OPA2333						
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGK (MSOP)	DRB (DFN)	UNITS				
		8 PINS	8 PINS	8 PINS					
$\theta_{JA}$	Junction-to-ambient thermal resistance	124.0	180.3	46.7					
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	73.7	48.1	26.3					
$\theta_{JB}$	Junction-to-board thermal resistance	64.4	100.9	22.2	°C/W				
ΨЈТ	Junction-to-top characterization parameter	18.0	2.4	1.6	*C/VV				
ΨЈВ	Junction-to-board characterization parameter	63.9	99.3	22.3					
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	10.1	1				


<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



### **PIN CONFIGURATIONS: OPA333**









(1) NC denotes no internal connection.

### **PIN CONFIGURATIONS: OPA2333**



D AND DGK PACKAGES SO-8 AND MSOP-8 (VSSOP-8) (TOP VIEW)



(2) Connect thermal die pad to V-.



## **TYPICAL CHARACTERISTICS**

## **Table 1. List of Typical Characteristics**

TITLE	FIGURE
OFFSET VOLTAGE PRODUCTION DISTRIBUTION	Figure 1
OFFSET VOLTAGE DRIFT PRODUCTION DISTRIBUTION	Figure 2
OPEN-LOOP GAIN vs FREQUENCY	Figure 3
COMMON-MODE REJECTION RATIO vs FREQUENCY	Figure 4
POWER-SUPPLY REJECTION RATIO vs FREQUENCY	Figure 5
OUTPUT VOLTAGE SWING vs OUTPUT CURRENT	Figure 6
INPUT BIAS CURRENT vs COMMON-MODE VOLTAGE	Figure 7
INPUT BIAS CURRENT vs TEMPERATURE	Figure 8
QUIESCENT CURRENT vs TEMPERATURE	Figure 9
LARGE-SIGNAL STEP RESPONSE	Figure 10
SMALL-SIGNAL STEP RESPONSE	Figure 11
POSITIVE OVERVOLTAGE RECOVERY	Figure 12
NEGATIVE OVERVOLTAGE RECOVERY	Figure 13
SETTLING TIME vs CLOSED-LOOP GAIN	Figure 14
SMALL-SIGNAL OVERSHOOT vs LOAD CAPACITANCE	Figure 15
0.1-Hz TO 10-Hz NOISE	Figure 16
CURRENT AND VOLTAGE NOISE SPECTRAL DENSITY vs FREQUENCY	Figure 17



### **TYPICAL CHARACTERISTICS**

At  $T_A = +25$ °C,  $V_S = +5$  V, and  $C_L = 0$  pF, unless otherwise noted.




Figure 1. OFFSET VOLTAGE PRODUCTION DISTRIBUTION




Figure 3. OPEN-LOOP GAIN vs FREQUENCY




Figure 5. POWER-SUPPLY REJECTION RATIO vs FREQUENCY




Figure 2. OFFSET VOLTAGE DRIFT PRODUCTION DISTRIBUTION




Figure 4. COMMON-MODE REJECTION RATIO vs FREQUENCY





Figure 6. OUTPUT VOLTAGE SWING vs OUTPUT CURRENT



## TYPICAL CHARACTERISTICS (continued)






Figure 7. INPUT BIAS CURRENT vs COMMON-MODE VOLTAGE




Figure 8. INPUT BIAS CURRENT vs TEMPERATURE




Figure 9. QUIESCENT CURRENT vs TEMPERATURE




Figure 10. LARGE-SIGNAL STEP RESPONSE




Figure 11. SMALL-SIGNAL STEP RESPONSE






Figure 12. POSITIVE OVERVOLTAGE RECOVERY



## **TYPICAL CHARACTERISTICS (continued)**









Figure 13. NEGATIVE OVERVOLTAGE RECOVERY

Figure 14. SETTLING TIME vs CLOSED-LOOP GAIN






Figure 15. SMALL-SIGNAL OVERSHOOT vs LOAD CAPACITANCE

Figure 16. 0.1-Hz TO 10-Hz NOISE




Figure 17. CURRENT AND VOLTAGE NOISE SPECTRAL DENSITY vs FREQUENCY



#### DETAILED DESCRIPTION

The OPA333 and OPA2333 are unity-gain stable and free from unexpected output phase reversal. These devices use a proprietary auto-calibration technique to provide low offset voltage and very low drift over time and temperature. For lowest offset voltage and precision performance, optimize circuit layout and mechanical conditions. Avoid temperature gradients that create thermoelectric (Seebeck) effects in the thermocouple junctions formed from connecting dissimilar conductors. Cancel these thermally-generated potentials by assuring they are equal on both input terminals. Other layout and design considerations include:

- Use low thermoelectric-coefficient conditions (avoid dissimilar metals).
- Thermally isolate components from power supplies or other heat sources.
- Shield op amp and input circuitry from air currents, such as cooling fans.

Following these guidelines reduces the likelihood of junctions being at different temperatures, which can cause thermoelectric voltages of 0.1 µV/°C or higher, depending on materials used.

### **OPERATING VOLTAGE**

The OPA333 and OPA2333 op amps operate over a power-supply range of +1.8 V to +5.5 V (±0.9 V to ±2.75 V). Parameters that vary over supply voltage or temperature are shown in the Typical Characteristics section.

#### **CAUTION**

Supply voltages higher than +7 V (absolute maximum) can permanently damage the device.

### **INPUT VOLTAGE**

The OPA333 and OPA2333 input common-mode voltage range extends 0.1 V beyond the supply rails. The OPA333 is designed to cover the full range without the troublesome transition region found in some other rail-to-rail amplifiers.

Typically, input bias current is approximately 70 pA; however, input voltages exceeding the power supplies can cause excessive current to flow into or out of the input pins. Momentary voltages greater than the power supply can be tolerated if the input current is limited to 10 mA. This limitation is easily accomplished with an input resistor, as shown in Figure 18.




Figure 18. Input Current Protection

Submit Documentation Feedback



#### INTERNAL OFFSET CORRECTION

The OPA333 and OPA2333 op amps use an auto-calibration technique with a time-continuous, 350-kHz op amp in the signal path. This amplifier is zero-corrected every 8 µs using a proprietary technique. Upon power-up, the amplifier requires approximately 100 µs to achieve specified V<sub>OS</sub> accuracy. This design has no aliasing or flicker noise.

#### ACHIEVING OUTPUT SWING TO THE OP AMP NEGATIVE RAIL

Some applications require output voltage swings from 0 V to a positive full-scale voltage (such as +2.5 V) with excellent accuracy. With most single-supply op amps, problems arise when the output signal approaches 0 V, near the lower output swing limit of a single-supply op amp. A good, single-supply op amp may swing close to single-supply ground, but will not reach ground. The output of the OPA333 and OPA2333 can be made to swing to, or slightly below, ground on a single-supply power source. This swing is acheived with the use of the use of another resistor and an additional, more negative power supply than the op amp negative supply. A pull-down resistor can be connected between the output and the additional negative supply to pull the output down below the value that the output would otherwise achieve, as shown in Figure 19.




Figure 19. V<sub>OUT</sub> Range to Ground

The OPA333 and OPA2333 have an output stage that allows the output voltage to be pulled to the negative supply rail, or slightly below, using the technique previously described. This technique only works with some types of output stages. The OPA333 and OPA2333 are characterized to perform with this technique; the recommended resistor value is approximately 20 kΩ. Note that this configuration increases the current consumption by several hundreds of microamps. Accuracy is excellent down to 0 V and as low as -2 mV. Limiting and nonlinearity occurs below -2 mV, but excellent accuracy returns after the output is again driven above -2 mV. Lowering the resistance of the pull-down resistor allows the op amp to swing even further below the negative rail. Resistances as low as 10 k $\Omega$  can be used to achieve excellent accuracy down to -10 mV.

Copyright © 2006-2013, Texas Instruments Incorporated



### **APPLICATION INFORMATION**

Figure 20 shows a temperature measurement application




Figure 20. Temperature Measurement

Figure 21 shows the basic configuration for a bridge amplifier.





Figure 21. Single Op Amp Bridge Amplifier

A low-side current shunt monitor is shown in Figure 22.  $R_N$  are operational resistors used to isolate the ADS1100 from the noise of the digital  $I^2C$  bus. The ADS1100 is a 16-bit converter; therefore, a precise reference is essential for maximum accuracy. If absolute accuracy is not required and the 5-V power supply is sufficiently stable, the REF3130 can be omitted.




NOTE: 1% resistors provide adequate common-mode rejection at small ground-loop errors.

Figure 22. Low-Side Current Monitor

2 Submit Documentation Feedback



Additional application ideas are shown in Figure 23 through Figure 26.



- (1) Zener rated for op amp supply capability (that is, 5.1 V for OPA333).
- (2) Current-limiting resistor.
- (3) Choose zener biasing resistor or dual NMOSFETs (FDG6301N, NTJD4001N, or Si1034)

Figure 23. High-Side Current Monitor




Figure 24. Thermistor Measurement





Figure 25. Precision Instrumentation Amplifier





 Other instrumentation amplifiers can be used, such as the INA326, which has lower noise, but higher quiescent current.

Figure 26. Single-Supply, Very Low Power, ECG Circuit



#### LAYOUT GUIDELINES

#### **GENERAL LAYOUT GUIDELINES**

Attention to good layout practices is always recommended. Keep traces short and when possible, use a printed circuit board (PCB) ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1-µF capacitor closely across the supply pins. Apply these guidelines throughout the analog circuit to improve performance and provide benefits, such as reducing the electromagnetic interference (EMI) susceptibility.

Operational amplifiers vary in susceptibility to radio frequency interference (RFI). RFI can generally be identified as a variation in offset voltage or dc signal levels with changes in the interfering RF signal. The OPA333 is specifically designed to minimize susceptibility to RFI and demonstrates remarkably low sensitivity compared to previous generation devices. Strong RF fields may still cause varying offset levels.

#### **DFN PACKAGE**

The OPA2333 is offered in an DFN-8 package (also known as SON). The DFN is a QFN package with lead contacts on only two sides of the bottom of the package. This leadless package maximizes board space and enhances thermal and electrical characteristics through an exposed pad.

DFN packages are physically small, have a smaller routing area, improved thermal performance, and improved electrical parasitics. Additionally, the absence of external leads eliminates bent-lead issues.

The DFN package can be easily mounted using standard PCB assembly techniques. See Application Reports SLUA271, QFN/SON PCB Attachment and SCBA017, Quad Flatpack No-Lead Logic Packages, both available for download at www.ti.com.

#### **NOTE**

The exposed leadframe die pad on the bottom of the package should be connected to V-or left unconnected.

### **DFN LAYOUT GUIDELINES**

Solder the exposed leadframe die pad on the DFN package to a thermal pad on the PCB. A mechanical drawing showing an example layout is attached at the end of this data sheet. Refinements to this layout may be necessary based on assembly process requirements. Mechanical drawings located at the end of this data sheet list the physical dimensions for the package and pad. The five holes in the landing pattern are optional, and are intended for use with thermal vias that connect the leadframe die pad to the heatsink area on the PCB.

Soldering the exposed pad significantly improves board-level reliability during temperature cycling, key push, package shear, and similar board-level tests. Even with applications that have low-power dissipation, the exposed pad must be soldered to the PCB to provide structural integrity and long-term reliability.

Product Folder Links: OPA333 OPA2333



## **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CII	langes from Revision C (May 2007) to Revision D	Page
•	Changed data sheet format to most current standard look and feel	1
•	Added OPA2333 DFN-8 pinout to front page	1
•	Changed 2nd signal input terminals parameter in the Absolute Maximum Ratings from "voltage" to "current" (typo) .	2
•	Added OPA333 thermal information table	4
•	Added OPA2333 thermal information table	4
•	Added Table 1	6





6-Nov-2014

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2333AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	O2333A	Samples
OPA2333AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	O2333A	Samples
OPA2333AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-UNLIM	-40 to 125	OBAQ	Samples
OPA2333AIDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-UNLIM	-40 to 125	OBAQ	Samples
OPA2333AIDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-UNLIM	-40 to 125	OBAQ	Samples
OPA2333AIDGKTG4	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-UNLIM	-40 to 125	OBAQ	Samples
OPA2333AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	O2333A	Samples
OPA2333AIDRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BQZ	Samples
OPA2333AIDRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BQZ	Samples
OPA2333AIDRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BQZ	Samples
OPA2333AIDRBTG4	ACTIVE	SON	DRB	8		TBD	Call TI	Call TI	-40 to 125	BQZ	Samples
OPA2333AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	O2333A	Samples
OPA333AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	O333A	Samples
OPA333AIDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	OAXQ	Samples
OPA333AIDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	OAXQ	Samples
OPA333AIDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	OAXQ	Samples
OPA333AIDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	OAXQ	Samples



## PACKAGE OPTION ADDENDUM

6-Nov-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
OPA333AIDCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 125	(4/5) BQY	Samples
OPA333AIDCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BQY	Samples
OPA333AIDCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BQY	Samples
OPA333AIDCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BQY	Samples
OPA333AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	O333A	Samples
OPA333AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	O333A	Samples
OPA333AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	O333A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

6-Nov-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF OPA2333, OPA333:

Automotive: OPA2333-Q1, OPA333-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## PACKAGE MATERIALS INFORMATION

www.ti.com 11-Sep-2014


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All dimensions are nominal												,
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2333AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2333AIDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2333AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2333AIDRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA2333AIDRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA333AIDBVR	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA333AIDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA333AIDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA333AIDCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
OPA333AIDCKT	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
OPA333AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 11-Sep-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2333AIDGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
OPA2333AIDGKT	VSSOP	DGK	8	250	364.0	364.0	27.0
OPA2333AIDR	SOIC	D	8	2500	367.0	367.0	35.0
OPA2333AIDRBR	SON	DRB	8	3000	367.0	367.0	35.0
OPA2333AIDRBT	SON	DRB	8	250	210.0	185.0	35.0
OPA333AIDBVR	SOT-23	DBV	5	3000	203.0	203.0	35.0
OPA333AIDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
OPA333AIDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
OPA333AIDCKR	SC70	DCK	5	3000	203.0	203.0	35.0
OPA333AIDCKT	SC70	DCK	5	250	203.0	203.0	35.0
OPA333AIDR	SOIC	D	8	2500	367.0	367.0	35.0

DBV (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



# DBV (R-PDSO-G5)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# DCK (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



# DCK (R-PDSO-G5)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# DRB (S-PVSON-N8)


## PLASTIC SMALL OUTLINE NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206340-3/P 07/14

NOTE: All linear dimensions are in millimeters



# DRB (S-PVSON-N8)

## PLASTIC SMALL OUTLINE NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>