

N32G030 x6/x8

Datasheet

N32G030 series based on Arm® Cortex®-M0, run up to 48MHz, up to 64KB embedded flash, 8KB SRAM, integrated analog interface, 1x12bit 1Msps ADC, 1xOPAMP, 1xcomparator, integrated multi-channel U(S)ART, I2C, SPI and other digital communication interfaces.

Key features

- **Core**
 - A 32-bit general-purpose microcontroller based on the Arm® Cortex®-M0 core, Single-cycle hardware multiply instruction
 - Run up to 48MHz
- **Encrypted memory**
 - Up to 64KByte embedded Flash memory, supports encrypted storage, supports hardware ECC verification, data 100,000 cycling and 10 years of data retention
 - SRAM of 8KB, supporting hardware parity
- **Low-power management**
 - Stop mode: RTC Run, maximum 8KByte SRAM retention, CPU register retention, all IO retention
 - Power Down mode: support 3 IO wakeup
- **Clock**
 - HSE: 4MHz~20MHz external high-speed crystal
 - LSE: 32.768KHz external low-speed crystal
 - HSI: Internal high-speed RC OSC 8MHz
 - LSI: Internal low-speed RC OSC 30KHz
 - Built-in high-speed PLL
 - MCO: Support 2-way clock output, configurable SYSCLK, HSI, HSE, LSI, LSE, and PLL clock output that can be divided.
- **Reset**
 - Support power-on/power-off/external pin reset
 - Support watchdog reset
- **Communication interface**
 - 3xU(S)ART, with a maximum rate of 3 Mbps, of which 2 USART interfaces (support 1xISO7816, 1xIrDA, LIN), 1 of which support low power (LPUART, the highest communication rate in this mode is 9600bps) ,Stop mode can be awakened
 - 2xSPI, up to 18 MHz, one of which supports multiplexing with I2S
 - 2xI2C, the rate is up to 1 MHz, which can be configured in master/slave mode and support dual address response in slave mode
- **Analog interface**
 - 1x12bit 1Msps ADC , up to 12 external single-ended input channels
 - 1xOPAMP, internal programmable gain amplifier up to 32 times
 - 1xCOMP (Comparator has an internal independent 6bit DAC)
- **Up to 40 GPIOs**

- **1xDMA, 5-channel, channel source address and destination address can be arbitrarily configurable**
- **1x RTC real-time clock, support leap year perpetual calendar, alarm event, periodic wake up, support internal and external clock calibration**
- **1xBeeper, support complementary output, 16mA output drive capacity**
- **Timer counter**
 - 2x16-bit advanced timer counters, support input capture, complementary output, orthogonal encoding input, each timer support 4 independent channels. Each timer support 3 pairs complementary PWM outputs
 - 1x16-bit general purpose timer counters, 4 independent channels, supports input capture/output compare/PWM output
 - 1x16-bit basic timer counters
 - 1x16-bit low power timer counter
 - 1x24-bit SysTick
 - 1x7-bit Window Watchdog (WWDG)
 - 1x12-bit Independent watchdog (IWDG)
- **Programming mode**
 - Support SWD online debugging interface
 - Support UART Bootloader
- **Hardware Divider(HDIV)and Square Root(SQRT)**
- **Security features**
 - Flash storage encryption
 - CRC16/32 calculation
 - Support write protection(WRP), multiple read protection(RDP) levels (L0/L1/L2)
 - Support external clock failure detection, tamper detection
- **96-bit UID and 128-bit UCID**
- **Working conditions**
 - Operating voltage Range: 1.8V~5.5V
 - Operating Temperature Range: -40℃~105℃
 - ESD: ±4KV (HBM model), ±1KV (CDM model)
- **Package**
 - UFQFPN20(3mm x 3mm)
 - TSSOP20(6.5mm x 4.4mm)
 - QFN32(4mm x 4mm)
 - QFN32(5mm x 5mm)
 - LQFP32(7mm x 7mm)
 - LQFP48(7mm x 7mm)
 - TQFP48(7mm x 7mm)
- **Order model**

Series	Part Number
--------	-------------

N32G030x6 N32G030x8	N32G030F6U7, N32G030F6S7 N32G030K6L7, N32G030K6Q7, N32G030K6Q7-1 N32G030K8L7, N32G030C8L7, N32G030C8T7, N32G030F8S7
------------------------	---

Contents

1 Product introduction	5
1.1 Part number information.....	7
1.2 List of devices	8
2 Functional description.....	9
2.1 Processor core.....	9
2.2 Storage.....	9
2.2.1 Embedded FLASH memory.....	9
2.2.2 Embedded SRAM	10
2.2.3 Nested vectored interrupt controller (NVIC)	10
2.3 External interrupt/event controller (EXTI).....	10
2.4 Clock system	10
2.5 Boot mode	11
2.6 Power supply scheme	12
2.7 Programmable voltage detector.....	12
2.8 Low power mode.....	12
2.9 DMA.....	12
2.10 Real time clock (RTC).....	13
2.11 Timer and watch dog	13
2.11.1 Low Power Timer (LPTIM).....	13
2.11.2 Basic timer -TIM6.....	14
2.11.3 General-purpose timer (TIM3).....	14
2.11.4 Advanced-control timers (TIM1 and TIM8)	14
2.11.5 SysTick timer (SysTick)	15
2.11.6 Watchdog (WDG)	15
2.12 I2C bus interface (I2C).....	16
2.13 Universal synchronous/asynchronous transceiver (USART)	17
2.14 Serial peripheral interface (SPI)	19
2.15 Serial audio interface (I2S).....	20
2.16 General purpose input/output (GPIO)	20
2.17 Analog/digital converter (ADC).....	21
2.18 Operational amplifier (OPAMP)	22
2.19 Analog comparator (COMP)	22
2.20 Temperature sensor (TS)	23
2.21 BEEPER	23
2.22 HDIV/SQRT.....	23
2.23 Cyclic redundancy check calculation unit (CRC).....	23
2.24 Unique device serial number (UID)	24
2.25 Serial wire SWD debug port (SWD)	24
3 Pin descriptions	25
3.1 Pinouts.....	25
3.1.1 LQFP48.....	25
3.1.2 TQFP48.....	26
3.1.3 LQFP32.....	27
3.1.4 QFN32 (5mx5m).....	28
3.1.5 QFN32 (4mx4m).....	29
3.1.6 UFQFPN20	30
3.1.7 TSSOP20.....	31
3.2 Pin definitions.....	32
4 Electrical characteristics	38

4.1 Parameter conditions	38
4.1.1 Minimum and maximum values	38
4.1.2 Typical numerical values	38
4.1.3 Typical curves	38
4.1.4 Loading capacitor	38
4.1.5 Pin input voltage	38
4.1.6 Power supply scheme	39
4.1.7 Current consumption measurement	40
4.2 Absolute maximum ratings	40
4.3 Operating conditions	41
4.3.1 General operating conditions	41
4.3.2 Operating conditions at power-up and power-down	41
4.3.3 Reset and power control module features	41
4.3.4 Internal reference voltage	42
4.3.5 Power supply current characteristics	43
4.3.6 External clock source characteristics	45
4.3.7 Internal clock source characteristics	48
4.3.8 Low-power mode wake-up time	49
4.3.9 PLL characteristics	50
4.3.10 FLASH characteristics	50
4.3.11 Electrical sensitivity	51
4.3.12 I/O port characteristics	51
4.3.13 NRST pin characteristics	54
4.3.14 TIM characteristics	55
4.3.15 I2C characteristics	55
4.3.16 SPI/I2S characteristics	56
4.3.17 ADC characteristics	61
4.3.18 Internal reference source (VREFP) characteristics	63
4.3.19 OPAMP characteristics	63
4.3.20 COMP characteristics	64
4.3.21 Temperature sensor characteristics	65
5 Package information	66
5.1 LQFP48	66
5.2 TQFP48	67
5.3 LQFP32	68
5.4 QFN32 (5mx5m)	69
5.5 QFN32 (4mx4m)	70
5.6 UFQFPN20	71
5.7 TSSOP20	72
5.8 Screen printing instructions	73
6 Version history	74
7 Notice	77

List of table

Table 1-1 N32G030 Series devices features and peripheral list	8
Table 2-1 Timer function comparison	13
Table 3-1 Pin definitions.....	32
Table 4-1 Voltage characteristics.....	40
Table 4-2 Current characteristics	40
Table 4-3 Temperature characteristics.....	41
Table 4-4 General operating conditions.....	41
Table 4-5 Operating conditions at power-up and power-down.....	41
Table 4-6 Reset and power control module features.....	41
Table 4-7 Internal reference voltage	42
Table 4-8 Typical current consumption in RUN mode when running code from FLASH	43
Table 4-9 Typical current consumption in RUN mode when running code from RAM.....	43
Table 4-10 Typical current consumption in SLEEP mode when running code from FLASH or RAM	44
Table 4-11 Typical consumption in PD mode and STOP mode	44
Table 4-12 Typical current consumption in RUN mode when running code from FLASH	45
Table 4-13 Typical current consumption in SLEEP mode when running code from FLASH or RAM	45
Table 4-14 High-speed external clock characteristics (Bypass mode).....	45
Table 4-15 Low-speed external clock characteristics (Bypass mode)	46
Table 4-16 HSE 4~20MHz Oscillator characteristics (1)(2)	47
Table 4-17 LSE Oscillator characteristics (fLSE=32.768 kHz) (1)	48
Table 4-18 HSI Oscillator characteristics (1) (2).....	49
Table 4-19 LSI Oscillator characteristics (1)	49
Table 4-20 Low-power mode wake-up time.....	49
Table 4-21 PLL characteristics	50
Table 4-22 FLASH characteristics.....	50
Table 4-23 Flash endurance and data retention period	50
Table 4-24 ESD characteristics.....	51
Table 4-25 Static Latch-up characteristics.....	51
Table 4-26 I/O static characteristics	51
Table 4-27 I/O AC characteristics	52
Table 4-28 NRST pin characteristics	54
Table 4-29 TIM (1) characteristics	55
Table 4-30 I2C interface characteristics	55
Table 4-31 SPI characteristics (4).....	56
Table 4-32 I2S characteristics (1).....	60
Table 4-33 ADC characteristics.....	61
Table 4-34 ADC accuracy (1).....	62
Table 4-35 VREFP characteristics.....	63
Table 4-36 OPAMP characteristics	63
Table 4-37 COMP characteristics.....	64
Table 4-38 Temperature sensor characteristics.....	65

List of figures

Figure 1-1 N32G030 Block Diagram	6
Figure 1-2 N32G030 Series Order code information	7
Figure 2-1 Memory address map	9
Figure 2-2 Clock Tree	11
Figure 3-1 N32G030 Series LQFP48 pinouts	25
Figure 3-2 N32G030 Series TQFP48 pinouts	26
Figure 3-3 N32G030 Series LQFP32 pinouts	27
Figure 3-4 N32G030 Series QFN32 (5mx5m) pinouts	28
Figure 3-5 N32G030 Series QFN32 (4mx4m) pinouts	29
Figure 3-6 N32G030 Series UFQFPN20 pinouts	30
Figure 3-7 N32G030 Series TSSOP20 pinouts	31
Figure 4-1 pin loading conditions	38
Figure 4-2 Pin input voltage	39
Figure 4-3 Power supply scheme	39
Figure 4-4 Current consumption measurement	40
Figure 4-5 AC timing diagram of external high-speed clock source	46
Figure 4-6 AC timing diagram of external low-speed clock source	47
Figure 4-7 Typical application using 8MHz crystal	47
Figure 4-8 Typical application using 32.768kHz crystal	48
Figure 4-10 NRST pin protection recommended circuit design	54
Figure 4-11 I2C bus AC waveform and measurement circuit (1)	56
Figure 4-12 SPI sequence diagram - slave mode and CPHA=0	58
Figure 4-13 SPI sequence diagram - slave mode and CPHA=1(1)	58
Figure 4-14 SPI timing diagram-master mode (1)	59
Figure 4-15 I2S slave mode timing diagram (Philips protocol) (1)	61
Figure 4-16 I2S master mode timing diagram (Philips protocol) (1)	61
Figure 4-17 ADC typical connection diagram	63
Figure 5-1 LQFP48 package outline	66
Figure 5-2 TQFP48 package outline	67
Figure 5-3 LQFP32 package outline	68
Figure 5-4 QFN32 (5mx5m) package outline	69
Figure 5-5 QFN32 (4mx4m) package outline	70
Figure 5-6 UFQFPN20 package outline	71
Figure 5-7 TSSOP20 package outline	72
Figure 5-8 Screen printing instructions	73


1 Product introduction

N32G030 family of microcontrollers features an ARM Cortex®-M0 core. Maximum operating main frequency 48MHz, integrated up to 64KB of in-chip encrypted storage Flash, maximum 8KB of embedded SRAM. It has an internal high speed AHB bus, two low speed peripherals clock bus APB and bus matrix. It supports up to 40 reusable I/ Os and provides a rich array of high performance analog interfaces, including 1x 12-bit 1Msps ADC, up to 12 external input channels, 1 independent operational amplifier, and 1 high-speed comparator. At the same time, it provides a variety of digital communication interfaces, including 3x U(S)ART, 2x I2C, 2x SPI, 1xI2S communication interface.

N32G030 series products can work stably in the temperature range of -40 ℃ to +105 ℃, supply voltage from 1.8V to 5.5V, provide a variety of power modes for users to choose, meet the requirements of low-power applications. This series of products are available in 20/32/48 pin package, according to the different package form, the device in the peripheral configuration is different.


Figure 1-1 shows the bus block diagram of this series of products.

Figure 1-1 N32G030 Block Diagram



1.1 Part number information

Figure 1-2 N32G030 Series order code information



1.2 List of devices

Table 1-1 N32G030 Series devices features and peripheral list

Part Number		N32G030 F6U7	N32G030 0F6S7	N32G030 K6Q7	N32G030 0K6Q7-1	N32G030 0K6L7	N32G030 0K8L7	N32G030 0C8L7	N32G030 0C8T7	N32G030 F8S7
Flash capacity (KB)		32	32	32	32	32	64	64	64	64
SRAM capacity (KB)		8	8	8	8	8	8	8	8	8
CPU frequency		ARM Cortex-M0 @48MHz								
working environment		1.8~5.5V/-40~105℃								
Timer	General	1								
	Advanced	2								
	Basic	1								
	LPTIM	1								
	RTC	1								
communication interface	SPI	2								
	I2S	1								
	I2C	2								
	USART	2								
	LPUART	1								
GPIO		16		28		26		40		16
DMA Number of Channels		5								
12bit ADC Number of channels		1x12bit 7Channel	1x12bit 9Channel	1x12bit 10Channel				1x12bit 12Channel		1x12bit 9Channel
OPA/COMP		1/1								
Beeper		1								
Algorithm support		CRC16/CRC32								
security protection		Read and write protection (RDP/WRP), storage encryption								
Package		UFQFPN 20	TSSOP20	QFN32 (5mx5m)	QFN32 (4mx4m)	LQFP32	LQFP32	LQFP48	TQFP48	TSSOP 20

2 Functional description


2.1 Processor core

N32G030 series integrates the latest generation of embedded ARM Cortex®-M0 processor

2.2 Storage

N32G030 series devices include embedded encrypted Flash memory and embedded SRAM.

Figure 2-1 Memory address map



2.2.1 Embedded FLASH memory

Integrated from 32K to 64K bytes embedded encryption FLASH (FLASH), used to store programs and data, page size of 512byte, supporting page erasing, word writing, word reading, half word reading, byte reading operations.

Support storage encryption protection, write automatic encryption, read automatic decryption (including program execution operation).

2.2.2 Embedded SRAM

The chip integrates a built-in SRAM of up to 8K bytes. In STOP mode, SRAM can hold data.

2.2.3 Nested vectored interrupt controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC) is tightly connected to the interface of the kernel, which can realize low-latency interrupt processing and efficiently handle late-arriving interrupts. The nested vectored interrupt controller manages interrupts including kernel exceptions.

- 32 maskable interrupt channels (not including 16 Cortex[®]-M0 interrupt lines)
- 4 programmable priority levels (using 2-bit interrupt priority levels)
- Low-latency exception and interrupt handling
- Power management control
- Realization of system control register

The module provides flexible interrupt management functions with minimal interrupt delay

2.3 External interrupt/event controller (EXTI)

The external interrupt/event controller contains 24 edge detectors for generating interrupt/event requests. Each interrupt line can be independently configured with its triggering event (rising edge or falling edge or bilateral edge) and can be individually shielded. There is a suspended register that maintains the state of all interrupt requests. The corresponding bit of the suspend register can be cleared by writing '1'.

2.4 Clock system

The device provides a variety of clocks for users to choose from, including internal high speed RC oscillator HSI (8MHz), internal low speed clock LSI (30KHz), external high speed clock HSE (4MHz~20MHz), external low speed clock LSE (32.768khz), PLL.

The system clock (SYSCLK) can choose the following clock sources:

- HSI
- HSE
- PLL
- LSI
- LSE

Secondary clock source:


- 30KHz low-speed internal RC, which can be used as the clock source of IWDG, RTC, LPTIM and LPUART. Used to automatically wake up the system from STOP mode.
- 32.768 KHz low-speed external crystal can also be used as the clock source of RTC, LPTIM and LPUART.
- When not in use, any clock source can be independently shut down to reduce system power consumption.

During reset, the internal HSI clock is set as the default CPU clock, and then the user can choose the external HSE clock with failure monitoring function. When an external clock failure is detected, it will be isolated, the system will automatically switch to HSI, and if interrupts are enabled, the software can receive the corresponding interrupt. Also, complete interrupt management of the PLL clock can be adopted when needed (such as when an indirectly used external oscillator fails).

Multiple prescaler are used to configure the AHB frequency, high speed APB (APB2) and low speed APB (APB1)

regions. AHB has a maximum frequency of 48MHz, APB2 has a maximum frequency of 48MHz and APB1 has a maximum frequency of 48MHz.

Figure 2-2 Clock Tree



2.5 Boot mode

At BOOT time, the BOOT mode after reset can be selected with the BOOT0 pin and option byte BOOT configuration (USER2).

- Boot from program FLASH Memory
- Boot from System Memory
- Boot from internal SRAM

The Bootloader is stored in the system memory and can program the flash memory through USART1 interface.

2.6 Power supply scheme

- VDD area: The voltage input range is 1.8V~5.5V, which mainly provides power input for Main Regulator, IO and clock reset system.
- VDDA area: The input voltage range is 1.8V~5.5V, which supplies power for most analog peripherals. For more information, please refer to the electrical characteristics section of the relevant data sheet.
- VDDD area: The voltage regulator supplies power for the CPU, AHB, APB, SRAM, FLASH and most digital peripheral interfaces.
- PWR is the power control module of the entire device, its main function is to control N32G030 to enter different power modes and can be awakened by other events or interrupts. N32G030 supports RUN, LPRUN, SLEEP, STOP and PD modes.

2.7 Programmable voltage detector

The power-on reset (POR) and power-down reset (PDR) circuits are integrated internally. This part of the circuit is always in working condition to ensure that the system works normally when the power supply voltage exceeds 1.8V. When V_{DD} is lower than the set threshold ($V_{POR/PDR}$), the device remains in the reset state. The device has a programmable voltage detector (PVD), which monitors the V_{DD}/V_{DDA} power supply and compares it with the threshold V_{PVD} . When V_{DD} is lower or higher than the threshold V_{PVD} , it will generate an interrupt. The PVD function is turned on by software.

Table 4-6 is the value reference of $V_{POR/PDR}$ and V_{pvd} .

2.8 Low power mode

N32G030 is in RUN mode after system reset or power-on reset. When the CPU does not need to run, you can choose to enter a low power mode to save power.

N32G030 has the following four low power modes:

- LPRUN mode (the system is in 32.768KHz low-frequency and low power RUN mode)
- SLEEP mode (the core is stopped, all peripherals including Cortex®-M0 core peripherals (such as NVIC, SysTick) are still running)
- STOP mode (most of the clocks are turned off, the voltage regulator is still running in low power mode)
- PD mode (V_{DDD} power down mode, V_{DD} retention, 3 WAKEUP IO and NRST can wake up)
- In addition, the following methods can also reduce the power consumption in RUN mode:
 - ◆ Reduce the system clock frequency
 - ◆ Turn off the unused peripheral clocks on the APB and AHB buses
 - ◆ Optional configuration of PWR_CTRL4.STBFLH in RUN mode allows FLASH to enter deep standby mode. When exiting, the system needs to wait about 10us before re-accessing FLASH

2.9 DMA

The device integrates a flexible general-purpose DMA controller that supports 5 DMA channels to manage data transfers from memory to memory, peripherals to memory, and memory to peripherals.

Each channel has dedicated hardware DMA request logic, and each channel can be triggered by software. The transmission length, source address and destination address of each channel can be set separately by software.

DMA can be used with major peripherals: SPI, I2C, USART, general-purpose, basic and advanced control timers,

I2S, ADC.

2.10 Real time clock (RTC)

Real Time Clock (RTC) has a set of BCD timers/counters that independently count continuously. Under the corresponding software configuration, the function of calendar can be provided. The RTC also provides two programmable alarm clock interrupts.

Two 32-bit registers contain decimal format (BCD) for subsecond, second, minute, hour (in 12 or 24 hour format), day of the week, day (date), month, and year.

Two 32-bit programmable alarms registers contain seconds, minutes, hours, date, day of week.

Two 32-bit programmable alarms registers contain sub-seconds.

The RTC provides automatic wake up in low power mode.

When a timestamp event or intrusion detection event is enabled on GPIO, the current calendar is saved in a register.

2.11 Timer and watch dog

Up to 2 advanced control timers, 1 general-purpose timers and 1 basic timers, 1 low power timer, 2 watchdog timers and 1 system tick timer.

The following table compares the functions of advanced control timer, general-purpose timer, basic timer and low power timer:

Table 2-1 Timer function comparison

Timer	Counter resolution	Counter type	Prescaler	Generate DMA request	Capture/Compare channel	Complementary output
TIM1 TIM8	16-bit	Up Down Up/Down	Any integer between 1~65536	support	4	support
TIM3	16-bit	Up Down Up/Down	Any integer between 1~65536	support	4	Unsupported
TIM6	16-bit	Up	Any integer between 1~65536	support	0	Unsupported
LPTIM	16-bit	Up	1/2/4/8/16/32/64/128	Unsupported	0	Unsupported

2.11.1 Low Power Timer (LPTIM)

The LPTIM is a 16-bit timer with multiple clock sources, it can keep running in all power modes except for PD mode. LPTIM can run without internal clock source, it can be used as a “Pulse Counter”. Also, the LPTIM can wake up the system from low-power modes, to realize “Timeout functions” with extreme low power consumption.

- 16-bit up-counter
- 3-bit clock prescaler, 8 dividing factors (1,2,4,8,16,32,64,128)
- Multiple clock sources
 - Internal: HIS, HSE, LSI, LSE, COMP_OUT and APB1 clock
 - External: LPTIM input1 (working with no LP oscillator running, used by Pulse Counter application)

- 16-bit auto-reload register
- 16-bit compare register
- Continuous/One-shot counting mode
- Programmable software and hardware input trigger
- Programmable digital filter for filtering glitch
- Configurable output: Pulse, PWM
- Configurable I/O polarity
- Encoder mode

2.11.2 Basic timer -TIM6

The basic timer contains a 16-bit counter.

- 16-bit auto-reload up-counting counters.
- 16-bit programmable prescaler. (The frequency division factor can be configured with any value between 1 and 65536)
- The events that generate the interrupt/DMA are as follows:
 - ◆ Update event

2.11.3 General-purpose timer (TIM3)

The general-purpose timers (TIM3) is mainly used in the following occasions: counting the input signal, measuring the pulse width of the input signal and generating the output waveform, etc.

- 16-bit auto-reload counters. (It can realize up-counting, down-counting, up/down counting)
- 16-bit programmable prescaler. (The frequency division factor can be configured with any value between 1 and 65536)
- TIM3 up to 4 channels
- Channel's working modes: PWM output, output compare, one-pulse mode output, input capture.
- Timer can be controlled by external signal
- Timers are linked internally for timer synchronization or chaining
- The events that generate the interrupt/DMA are as follows:
 - ◆ Update event
 - ◆ Trigger event
 - ◆ Input capture
 - ◆ Output compare
- Incremental (quadrature) encoder interface: used for tracking motion and resolving rotation direction and position;
- Hall sensor interface: used to do three-phase motor control;

2.11.4 Advanced-control timers (TIM1 and TIM8)

The advanced control timers (TIM1 and TIM8) is mainly used in the following occasions: counting the input signal, measuring the pulse width of the input signal and generating the output waveform, etc.

Advanced timers have complementary output function with dead-time insertion and brake function. Suitable for motor control.

- 16-bit auto-reload counters. (It can realize up-counting, down-counting, up/down counting).
- 16-bit programmable prescaler. (The frequency division factor can be configured with any value between 1 and 65536)
- Programmable Repetition Counter
- TIM1 and TIM8 up to 6 channels
- 4 capture/compare channels, the working modes are PWM output, Output compare, One-pulse mode output, Input capture
- Timer can be controlled by external signal
- Timers are linked internally for timer synchronization or chaining
- TIM1_OC5 and TIM8_OC5 for COMP blanking.
- TIM1_OC6 for OPAMP switch.
- The events that generate the interrupt/DMA are as follows:
 - ◆ Update event
 - ◆ Trigger event
 - ◆ Input capture
 - ◆ Output compare
 - ◆ Break input
- Complementary outputs with adjustable dead-time.
 - ◆ For TIM1 and TIM8, channel 1,2,3 support this feature
- Incremental (quadrature) encoder interface: used for tracking motion and resolving rotation direction and position;
- Hall sensor interface: used to do three-phase motor control;

2.11.5 SysTick timer (SysTick)

This timer is dedicated to real-time operating systems and can also be used as a standard decrement counter.

- It has the following characteristics:
 - ◆ 24 bit decrement counter
 - ◆ Automatic reloading function
 - ◆ A maskable system interrupt is generated when the counter is 0
 - ◆ Programmable clock source

2.11.6 Watchdog (WDG)

Support for two watchdog independent watchdog (IWDG) and window watchdog (WWDG). Two watchdogs provide increased security, time accuracy, and flexibility in use.

Independent Watchdog (IWDG)

The independent watchdog is based on a 12-bit decrepit counter and an 3-bit predivider. It is driven by a separate low-speed RC oscillator that remains active even if the master clock fails and operates in STOP modes. Once activated, if the dog is not fed (clears the watchdog counter) within the set time, the IWDG generates a reset when the counter counts to 0x000. It can be used to reset the entire system in the event of an application problem, or as a free timer to provide time-out management for applications. The option byte can be configured to start the watchdog software or hardware. Reset and low power wake up are available.

Window Watchdog (WWDG)

A window watchdog is usually used to detect software failures caused by an application deviating from the normal running sequence due to external interference or unforeseen logical conditions. Unless the decline counter value is flushed before the T6 bit becomes zero, the watchdog circuit generates an MCU reset when the preset time period is reached. If the 7-bit decrement counter value (in the control register) is flushed before the decrement counter reaches the window register value, then an MCU reset will also occur. This indicates that the decrement counter needs to be refreshed in a finite time window.

■ Main features:

- ◆ WWDG is driven by the clock generated after the APB1 clock is divided.
- ◆ Programmable free-running decrement counter;
- ◆ Conditional reset:
 - When the decrement counter is less than 0x40, a reset occurs (if the watchdog is started);
 - A reset occurs when the decrement counter is reloaded outside the window (if the watchdog is started);
- ◆ If the watchdog is enabled and interrupts are allowed, an early wake up interrupt (EWI) occurs when the decrement counter equals 0x40, which can be used to reload the counter to avoid WWDG reset.

2.12 I2C bus interface (I2C)

The device integrates up to two independent I2C bus interfaces, which provide multi-host function and control all I2C bus-specific timing, protocol, arbitration and timeout. Supports multiple communication rate modes (up to 1MHz), supports DMA operations and is compatible with SMBus 2.0. The I2C module provides multiple functions, including CRC generation and verification, System Management Bus (SMBus), and Power Management Bus (PMBus).

The functions of the I2C interface are described as follows:

- ◆ This module can be used as master device or slave device;
- ◆ I2C master device function:
 - Generate a clock;
 - Generate start and stop signals;
- ◆ Function of I2C slave device
 - Programmable address detection;
 - The I2C interface supports 7-bit or 10-bit addressing and dual-slave address response capability in 7-bit slave mode.
 - Stop bit detection;
- ◆ Generate and detect 7-bit / 10-bit addresses and broadcast calls;
- ◆ Support different communication speeds;
 - Standard speed (up to 100 kHz);
 - Fast (up to 400 kHz);
 - Fast + (up to 1MHz);
- ◆ Status flags:
 - Transmitter/receiver mode flag;
 - Byte transmit complete flag;

- I2C bus busy flag;
- ◆ Error flags:
 - Arbitration is missing in Master Mode.
 - Acknowledge (ACK) error after address/data transfer;
 - Error start or stop condition detected
 - Overrun or underrun when disable extend clock function;
- ◆ One interrupt vectors:
 - Event interrupt and error interrupt share one interrupt vector
- ◆ Optional extend clock function
- ◆ DMA of single-byte buffers;
- ◆ Generation or verification of configurable PEC(Packet error detection)
 - In transmit mode, the PEC value can be transmitted as the last byte
 - PEC error check for the last received byte
- ◆ SMBus 2.0 compatible
 - Timeout delay for 25 ms clock low
 - 10 ms accumulates low clock extension time of master device
 - 25 ms accumulates low clock extension time of slave device
 - PEC generation/verification of hardware with ACK control
 - Support address resolution protocol (ARP)
- ◆ Compatible with the PMBus

2.13 Universal synchronous/asynchronous transceiver (USART)

N32G030 series products integrate up to 3 serial transceiver interfaces, including 2 universal synchronous/asynchronous transceivers (USART1 and USART2) and 1 universal asynchronous transceivers (LPUART) supporting low power mode operation.

The USART1 and USART2 interfaces have hardware CTS and RTS signal management, ISO7816-compatible smart card mode, and synchronous/asynchronous communication mode, supports for IrDA, SIR, ENDEC transmission codec, multi-processor communication mode, single-wire half-duplex communication mode, and LIN master/slave function, all of which can use DMA operations.

The LPUART interfaces have hardware CTS and RTS signal management, asynchronous communication mode, all of which can use DMA operations. LPUART can wakeup system from stop mode.

- Main features of USART are as follows:
 - ◆ Full duplex, asynchronous communication;
 - ◆ NRZ standard format;
 - ◆ Fractional baud rate generator system, baud rate programmable, used for sending and receiving up to 3Mbits/s
 - ◆ Programmable data word length (8 or 9 bits)
 - ◆ Configurable stop bit, supporting 1 or 2 stop bits;
 - ◆ LIN master's ability to send synchronous interrupters and LIN slave's ability to detect interrupters. When

USART hardware is configured as LIN, it generates 13 bit interrupts and detects 10/11 bit interrupts

- ◆ Output sending clock for synchronous transmission;
- ◆ IrDA SIR encoder decoder, supports 3/16 bit duration in normal mode;
- ◆ Smart card simulation function;
 - The smart card interface supports the asynchronous smart card protocol defined in ISO7816-3.
 - 0.5 and 1.5 stop bits for smart cards;
- ◆ Single-wire half duplex communication;
- ◆ Configurable multi-buffer communication using DMA, receiving/sending bytes in SRAM using centralized DMA buffer;
- ◆ Independent transmitter and receiver enable bits;
- ◆ Test flag
 - Receive buffer is full
 - Send buffer empty
 - End of transmission flag
- ◆ Parity control
 - Send parity bit
 - Verify the received data
- ◆ Four error detection flags;
 - Overrun error
 - Noise error
 - Frame error
 - Parity error
- ◆ Ten interrupt sources with flags
 - CTS change
 - LIN disconnect detection
 - Send data register is empty
 - Send complete
 - Received data register is full
 - Bus was detected to be idle
 - Overrun error
 - Frame error
 - Noise error
 - Parity error
- ◆ Multi-processor communication, if the address does not match, then enter the silent mode;
- ◆ Wake up from silent mode (via idle bus detection or address flag detection)

◆ Mode configuration:

USART modes	USART1	USART2	LPUART
Asynchronous mode	support	support	support
Hardware flow control	support	support	support
Multi-cache Communication (DMA)	support	support	support
Multiprocessor communication	support	support	nonsupport
Synchronous	support	support	nonsupport
Smart card	support	support	nonsupport
Half duplex (single wire mode)	support	support	nonsupport
IrDA	support	support	nonsupport
LIN	support	support	nonsupport

2.14 Serial peripheral interface (SPI)

The device integrates two SPI interfaces, one of which reusable as I2S interface, shares resources with I2S.

SPI allow the chip to communicate with peripheral devices in a half/full duplex, synchronous, serial manner. This interface can be configured in master mode and provides a communication clock (SCLK) for external slave devices. Interfaces can also work in a multi-master configuration. It can be used for a variety of purposes, including two-wire simplex synchronous transmission using a bidirectional data wire, and reliable communication using CRC checks.

■ The main functions of SPI interfaces are as follows:

- ◆ 3-wire full-duplex synchronous transmission;
- ◆ two-wire simplex synchronous transmission with or without a third bidirectional data wire;
- ◆ 8 or 16 bit transmission frame format selection;
- ◆ Master or slave operations;
- ◆ Support multi-master mode;
- ◆ Fast communication between master mode and slave mode;
- ◆ NSS can be managed by software or hardware in both master and slave modes: dynamic change of master/slave modes;
- ◆ Programmable clock polarity and phase;
- ◆ Programmable data order, MSB before or LSB before;
- ◆ Dedicated send and receive flags that trigger interrupts;
- ◆ SPI bus busy flag;
- ◆ Hardware CRC for reliable communication;
 - In send mode, the CRC value can be sent as the last byte;
 - In full-duplex mode, CRC is automatically performed on the last byte received.
- ◆ Master mode failures, overloads, and CRC error flags that trigger interrupts
- ◆ Single-byte send and receive buffer with DMA capability: generates send and receive requests
- ◆ Maximum interface speed: 18Mbps

2.15 Serial audio interface (I2S)

I²S is a 3-pin synchronous serial interface communication protocol. I²S interfaces (multiplexed with SPI) and can operate in master or slave mode. I²S can be configured for 16-bit, 24-bit or 32-bit transmission, or as input or output channels, supporting audio sampling frequencies from 8KHz to 96KHz. It supports four audio standards, including Philips I²S, MSB and LSB alignment, and PCM.

It can work in master and slave mode in half duplex communication. When it acts as a master device, it provides clock signals to external slave devices through an interface.

- The main functions of I²S interface are as follows;
 - ◆ Half-duplex communication (send or receive only);
 - ◆ Master or slave operations;
 - ◆ 8-bit linear programmable predivider for accurate audio sampling frequencies (8 KHZ to 96KHz);
 - ◆ The data format can be 16, 24, or 32 bits;
 - ◆ Audio channel fixed packet frame is 16 bit (16 bit data frame) or 32 bit (16, 24 or 32 bit data frame);
 - ◆ Programmable clock polarity (steady state);
 - ◆ The overflows flag bit in slave sending mode and the overflows flag bit in master/slave receiving mode;
 - ◆ 16-bit data registers are used for sending and receiving, with one register at each end of the channel;
 - ◆ Supported I²S protocols:
 - I²S Philips standard;
 - MSB alignment standard (left aligned);
 - LSB alignment standard (right aligned);
 - PCM standard (16-bit channel frame with long or short frame synchronization or 16-bit data frame extension to 32-bit channel frame);
 - ◆ The data direction is always MSB first;
 - ◆ Both send and receive have DMA capability;
 - ◆ The master clock can be output to external audio devices at a fixed rate of 256xFs(Fs is the audio sampling frequency)

2.16 General purpose input/output (GPIO)

This design supports 40 GPIO, divided into 4 groups (GPIOA/GPIOB/GPIOC/ GPIOF), GPIOA and GPIOB each have 16 pins, GPIOC has 3 pins and GPIOF has 5 pins. Each GPIO pin can be configured by software as output (push-pull or open drain), input (with or without pull-up or pull-down) or alternate peripheral function ports (output/input), most GPIO pins are shared with digital or analog reuse peripherals, some IO pins are also reused with clock pins. Except for ports with analog input function, all GPIO pins have the ability to pass through a large current.

GPIO ports have the following characteristics:

- Each GPIO port can be individually configured into multiple modes by software
 - ◆ Input floating
 - ◆ Input pull-up
 - ◆ Input pull-down

- ◆ Analog function
- ◆ Open drain output and pull-up/pull-down can be configured
- ◆ Push-pull output and pull-up/pull-down can be configured
- ◆ Push-pull alternate function and pull-up/pull-down can be configured
- ◆ Open-drain alternate function and pull-up/pull-down can be configured
- Individual bit set or bit clear function
- All IO supports external interrupt function
- All IO supports low power mode wake-up, rising or falling edge configurable
 - ◆ 16 EXTIs can be used to wake up from SLEEP or STOP mode, and all I/Os can be reused as EXTIs
 - ◆ PA0/PC13/PA2 three wake-up IO can be used for PD mode wake-up, the maximum I/O filter time is 1us
- Support software remapping I/O alternate function
- Support GPIO lock mechanism, reset the lock state to clear

Each I/O port bit can be programmed arbitrarily, but I/O port registers must be accessed as 32-bit words (16-bit half-word or 8-bit byte access is not allowed). The following figure shows the basic structure of an I/O port.

2.17 Analog/digital converter (ADC)

The device supports a 12-bit 1MSPs sequential comparison ADC with a sampling rate of single-ended inputs, measuring up to 12 external and 4 internal sources. Input clock of ADC can not exceed 18MHz.

- The main features of ADC are described as follows:
 - ◆ Support 12-bit resolution, the highest sampling rate is 1MSPS
 - ◆ ADC clock source is divided into working clock source, sampling clock source and timing clock source
 - AHB_CLK can be configured as the working clock source, up to 48MHz
 - PLL can be configured as a sampling clock source, up to 18MHZ, support 1,2,3,4,6,8,10,12,16,32, 64,128,256 frequency division
 - The AHB_CLK can be configured as the sampling clock source, up to 18MHz, and supports frequency 1,2,3,4,6,8,10,12,16,32
 - The timing clock is used for internal timing functions and the frequency must be configured to 1MHz
 - ◆ Supports timer trigger ADC sampling
 - ◆ Interrupts when conversion ends, injection conversion ends, and analog watchdog events occur
 - ◆ Single and continuous conversion modes
 - ◆ Automatic scan mode from channel 0 to channel N
 - ◆ Data alignment with embedded data consistency
 - ◆ Sampling intervals can be programmed separately by channel
 - ◆ Both regular conversions and injection conversions have external triggering options
 - ◆ discontinuous mode

- ◆ ADC power supply requirements: 2.4V to 5.5V
- ◆ ADC input range: $0 \leq V_{IN} \leq V_{DDA}$
- ◆ ADC can use DMA operations, and DMA requests are generated during regular channel conversion.

2.18 Operational amplifier (OPAMP)

Integrated an independent operational amplifier with multiple working modes such as external amplification, internal follower and programmable amplifier (PGA).

- The main functions are as follows:
 - ◆ Support rail-to-rail input
 - ◆ OPA linear output range $0.4V \sim V_{DDA} - 0.4V$
 - ◆ Can be configured as independent OPAMP and programmable gain OPAMP
 - ◆ Non-inverted and inverted input multiple selection
 - ◆ OPAMP working mode can be configured as:
 - Independent mode (external gain setting)
 - PGA mode, programmable gain is set to 2X, 4X, 8X, 16X, 32X
 - Follower mode
 - ◆ The internally connected ADC channel is used to measure the output signal of the OPAMP

2.19 Analog comparator (COMP)

The device integrates up to 1 comparators, support low power mode. It can be used as a separate device (all ports of the comparator are plugged into the I/O) or in combination with a timer. In the case of motor control, it can be combined with the PWM output from the timer to form periodic current control.

- The main functions of comparator are as follows:
 - ◆ 1 independent COMP, support low power mode(can work at LPRUN, SLEEP, STOP mode)
 - ◆ Internal 64-level programmable reference input compare voltage source VREF.
 - ◆ Support filter clock, filter reset
 - ◆ Output polarity can be configured to high or low
 - ◆ Programmable hysteresis can be configured as no hysteresis, low hysteresis, medium hysteresis, and high hysteresis
 - ◆ The comparator can output to either I/O or timer input for capturing events, OCREF_CLR events, breaking events, triggering event.
 - ◆ Input channel can select I/O port, VREF
 - ◆ Can be configured with read-only or read-write, and needs to be reset to unlock when locked
 - ◆ Support blanking, blanking source can be configured
 - ◆ COMP can wake up the system from low power mode by generating an interrupt, and COMP has the ability to wake up the system from STOP. COMP output generate interrupt by connect to EXTI.
 - ◆ Configurable filter window size
 - ◆ Configurable filter threshold size

- ◆ Configurable sampling frequency for filtering

2.20 Temperature sensor (TS)

The temperature sensor generates a voltage that varies linearly with temperature in the range of $1.8V < V_{DDA} < 5.5V$. The temperature sensor is internally connected to the ADC_IN12 to convert the output of the sensor to a digital value.

2.21 BEEPER

The beeper module supports complementary outputs and can generate periodic signals to drive external passive buzzers. Used to generate a beep or the alarm to sound.

2.22 HDIV/SQRT

The divider (HDIV) and square root (SQRT) are mainly used in some scenarios with high requirements for computing energy efficiency, and are used to partially supplement the deficiencies of the microcontroller in computing. The divider and square root calculator can perform division or square root calculation of unsigned 32-bit integers.

- The main features of HDIV and SQRT are as follows:
 - ◆ Only support word operation
 - ◆ 8 clock cycles to complete an unsigned integer division operation
 - ◆ 32-bit dividend, 32-bit divisor, output 32-bit quotient and 32-bit remainder
 - ◆ Divisor is zero warning flag, division operation end flag
 - ◆ 32-bit unsigned radicand integer, 16-bit square root output
 - ◆ Complete an unsigned integer square operation in 8 clock cycles
 - ◆ You can judge whether the calculation is complete by setting the interrupt enable or query the relevant register bits

2.23 Cyclic redundancy check calculation unit (CRC)

Integrated CRC32 and CRC16 functions, the cyclic redundancy check (CRC) calculation unit is based on a fixed generation polynomial to obtain any CRC calculation results. In many applications, CRC-based techniques are used to verify data transfer or storage consistency. Within the scope of the EN/IEC 60335-1 standard, which provides a means of detecting flash memory errors, CRC cells can be used to calculate signatures of software in real time and compare them with signatures generated when linking and generating the software.

- The CRC has the following features:
 - ◆ CRC16: supports polynomials $X^{16} + X^{15} + X^2 + X^0$
 - ◆ CRC32: supports polynomials $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$
 - ◆ CRC16 calculation time: 1 AHB clock cycles (HCLK)
 - ◆ CRC32 calculation time: 1 AHB clock cycles (HCLK)
 - ◆ The initial value for cyclic redundancy computing is configurable
 - ◆ Support DMA mode

2.24 Unique device serial number (UID)

N32G030 series products have two built-in unique device serial numbers of different lengths, which are 96-bit Unique Device ID (UID) and 128-bit Unique Customer ID (UCID). These two device serial numbers are stored in the system configuration block of flash memory. The information they contain is written at the time of delivery and is guaranteed to be unique to any of the N32G030 series microcontrollers under any circumstances and can be read by user applications or external devices through the CPU or SWD interface and cannot be modified.

The 96-bit UID is usually used as a serial number or password. When writing flash memory, this unique identifier is combined with software encryption and decryption algorithm to further improve the security of code in flash memory.

UCID is 128-bit, which complies with the definition of Nations chip serial number. It contains the information related to chip production and version.

2.25 Serial wire SWD debug port (SWD)


The Arm® SWD Interface is embedded.

3 Pin descriptions

3.1 Pinouts


3.1.1 LQFP48

Figure 3-1 N32G030 Series LQFP48 pinouts




3.1.2 TQFP48

Figure 3-2 N32G030 Series TQFP48 pinouts




3.1.3 LQFP32

Figure 3-3 N32G030 Series LQFP32 pinouts




3.1.4 QFN32 (5mx5m)

Figure 3-4 N32G030 Series QFN32 (5mx5m) pinouts




3.1.5 QFN32 (4mx4m)

Figure 3-5 N32G030 Series QFN32 (4mx4m) pinouts




3.1.6 UFQFPN20

Figure 3-6 N32G030 Series UFQFPN20 pinouts



3.1.7 TSSOP20

Figure 3-7 N32G030 Series TSSOP20 pinouts



3.2 Pin definitions

Table 3-1 Pin definitions

Package						Pin name (function after reset)	Type(1)	I/O structure	Alternate functions	Additional functions
LQFP48	LQFP32	QFN32(5mx5m)	QFN32(4mx4m)	UFQFPN20	TSSOP20					
1	1	1	1	-	-	V _{DD}	S	-	Complementary power supply	
2	-	-	-	-	-	PC13	I/O	TC	RTC_TAMP1, RTC_TS, RTC_OUT,	WKUP1
3	-	-	2	1	-	PC14-OSC32_IN (PC14)	I/O	TC	-	OSC32_IN
4	-	-	3	2	-	PC15- OSC32_OUT (PC15)	I/O	TC	-	OSC32_OUT
5	2	2	-	-	2	PF0-OSC_IN (PF0)	I/O	TC	I2C1_SDA	OSC_IN, OPAMP_VINP
6	3	3	-	-	3	PF1-OSC_OUT (PF1)	I/O	TC	I2C1_SCL, USART1_CK, USART2_CK	OSC_OUT
7	4	4	4	3	4	NRST	I	RST	Device reset input / internal reset output (active low)	
8	-	-	-	-	-	VSSA	S	-	Analog ground	
9	5	5	5	4	5	V _{DDA}	S	-	Analog power supply	
10	6	6	6	5	6	PA0	I/O	TC	USART1_CTS USART2_CTS LPUART_TX, SPI1_SCK, I2S_CK USART2_RX, LPTIM_IN1, TIM8_CH1, TIM8_ETR, LPUART_RX,	ADC_IN0, RTC_TAMP2, WKUP0, COMP_INM, COMP_OUT, OPAMP_VINP
11	7	7	7	6	7	PA1	I/O	TC	USART1_RTS USART2_RTS, EVENTOUT, SPI1_NSS, I2S_WS, LPTIM_IN2, TIM8_CH2, I2C1_SMBA, TIM3_ETR, LPUART_TX	ADC_IN1, COMP_INP, OPAMP_VINP

12	8	8	8	-	8	PA2	I/O	TC	USART1_TX, USART2_TX, TIM8_CH3, SPI1_MOSI, I2S_SD, TIM1_BKIN	ADC_IN2, WKUP2, OPAMP_VINM
13	9	9	9	-	9	PA3	I/O	TC	USART1_RX, USART2_RX, TIM8_CH4, TIM1_CH2, SPI1_MISO, I2S_MCK, LPUART_RX	ADC_IN3, COMP_INP
14	10	10	10	7	10	PA4	I/O	TC	SPI1_MISO, I2S_MCK, USART1_CK, USART2_CK, TIM3_CH1, TIM1_CH1, SPI1_NSS, I2S_WS, I2C1_SCL, TIM8_ETR, LPUART_TX	ADC_IN4, COMP_INM, OPAMP_VINP
15	11	11	11	8	11	PA5	I/O	TC	SPI1_SCK, I2S_CK, TIM8_ETR, TIM1_CH2N, TIM1_CH3, SPI1_MOSI, I2C_SD, TIM8_CH1	ADC_IN5, COMP_INM, OPAMP_VINM
16	12	12	12	9	12	PA6	I/O	TC	SPI1_MISO, TIM3_CH1, TIM1_BKIN, TIM8_CH1, EVENTOUT, LPUART_CTS, LPUART_TX, I2C2_SCL, LPTIM_ETR, BEEPER_OUT	ADC_IN6, COMP_OUT, OPAMP_VOUT
17	13	13	13	10	13	PA7	I/O	TC	SPI1_MOSI, SPI2_NSS, I2S_SD, TIM3_CH2, TIM1_CH1N, TIM8_CH2, EVENTOUT, LPUART_RX, I2C2_SDA, BEEPER_N_OUT, USART2_CTS,	ADC_IN7, OPAMP_VINP, COMP_INP
18	14	14	14	-	-	PB0	I/O	TC	TIM3_CH3, TIM1_CH2N, EVENTOUT, SPI2_SCK,	ADC_IN8, OPAMP_VINP

19	15	15	15	11	14	PB1	I/O	TC	TIM3_CH3, TIM3_CH4, TIM1_CH3N, LPUART_RTS, I2S_SD SPI2_MOSI, USART2_CK, SPI1_MOSI,	ADC_IN9, OPAMP_VINM
20	-	16	16	-	-	PB2	I/O	TC	I2C1_SMBA, I2C2_SMBA, TIM3_CH4, LPTIM_OUT	ADC_IN10, OPAMP_VINM
21	-	-	-	-	-	PB10	I/O	TC	SPI2_SCK, I2C1_SCL, I2C2_SCL, LPUART_TX, TIM3_ETR, SPI1_MOSI, I2S_SD	ADC_IN11
22	-	-	-	-	-	PB11	I/O	TC	I2C1_SDA, I2C2_SDA, EVENTOUT, LPUART_RX, TIM8_CH3	-
23	16	-	-	12	-	VSS	S	-	Ground	
24	17	17	17	13	-	V _{DD}	S	-	Digital power supply	
25	-	-	-	-	-	PB12	I/O	TC	SPI1_NSS, I2S_WS, SPI2_NSS, TIM1_BKIN, EVENTOUT, TIM8_CH1	-
26	-	-	-	-	-	PB13	I/O	TC	SPI1_SCK, I2S_CK, SPI2_SCK, I2C2_SCL, TIM1_CH1N, LPUART_CTS, TIM8_CH2	-
27	-	-	-	-	-	PB14	I/O	TC	SPI1_MISO, SPI2_MISO, I2C2_SDA, TIM1_CH2N, TIM8_CH3, LPUART_RTS	OPAMP_VINP
28	-	-	-	-	-	PB15	I/O	TC	SPI1_MOSI, I2S_SD, SPI2_MOSI, TIM1_CH3N, TIM8_CH3N, TIM8_CH4,	RTC_REFIN,

29	18	18	18	-	-	PA8	I/O	TC	USART1_CK, TIM1_CH1, EVENTOUT, MCO, SPI2_NSS, TIM8_CH2N,	-
30	19	19	19	14	17	PA9	I/O	TC	USART1_TX, TIM1_CH2, TIM8_BKIN, I2C1_SCL, I2C2_SCL, SPI2_SCK, TIM8_CH1N, LPTIM_OUT, USART2_TX, MCO	-
31	20	20	20	15	18	PA10	I/O	TC	USART1_RX, TIM1_CH3, TIM8_BKIN, I2C1_SDA, I2C2_SDA, SPI2_MISO, USART2_RX, RTC_REFIN,	-
32	21	21	21	-	-	PA11	I/O	TC	USART1_CTS, TIM1_CH4, EVENTOUT, I2C2_SCL, SPI2_MOSI	COMP_OUT
33	22	22	22	-	-	PA12	I/O	TC	USART1_RTS, TIM1_ETR, EVENTOUT, I2C2_SDA, SPI2_MISO,	COMP_OUT
34	23	23	23	16	19	PA13 (SWDIO)	I/O	TC	USART1_TX, SWDIO, USART1_RX, USART2_RX, I2C1_SDA, SPI1_SCK I2S_CK	-
35	-	-	-	-	-	PF6	I/O	TC	I2C1_SCL, I2C2_SCL, SPI2_SCK	-
36	-	-	-	-	-	PF7	I/O	TC	I2C1_SDA , I2C2_SDA , SPI2_NSS	-
37	24	24	24	17	20	PA14 (SWCLK)	I/O	TC	USART1_TX, USART2_TX, SWCLK, I2C1_SMBA, SPI1_MISO,	-

38	25	25	25	-	-	PA15	I/O	TC	SPI1_NSS, I2S_WS, USART1_RX, USART2_RX, LPUART_RTS, EVENTOUT	-
39	26	26	26	-	-	PB3	I/O	TC	SPI1_SCK, I2S_CK, EVENTOUT, LPUART_TX, TIM3_ETR	-
40	27	27	27	-	-	PB4	I/O	TC	SPI1_MISO, TIM3_CH1, EVENTOUT, TIM8_BKIN, LPUART_RX, LPTIM_OUT	-
41	28	28	28	-	-	PB5	I/O	TC	SPI1_MOSI, I2S_SD, I2C1_SMBA, TIM8_BKIN, TIM3_CH2, LPUART_TX, LPTIM_IN1, TIM8_CH3N	-
42	29	29	29	18	-	PB6	I/O	TC	I2C1_SCL, USART1_TX, TIM8_CH1N, TIM8_CH3, LPTIM_ETR	-
43	30	30	30	19	-	PB7	I/O	TC	I2C1_SDA, USART1_RX, TIM8_CH2N, LPUART_CTS, LPUART_RX, LPTIM_IN2, TIM8_CH4,	-
44	31	31	31	20	1	PF2-BOOT0	I	B	Boot memory selection	
45	-	32	32	-	-	PB8	I/O	TC	I2C1_SCL, TIM8_CH1	-
46	-	-	-	-	-	PB9	I/O	TC	I2C1_SDA, USART1_TX, SPI2_NSS, TIM8_CH2, EVENTOUT	-
47	32	-	-	-	15	VSS	S	-	Ground	
48	-	-	-	-	16	VDD	S	-	Digital power supply	

1. I = input, O = output, S = power, HiZ = High resistance, B = BOOT0 pin
2. TC: Standard 5V I/O, RST: bidirectional reset pin with built-in weak pull-up resistor
3. Some functions are only supported in some models of chips.

4. *During and immediately after the reset, the multiplexing function is not enabled, and the I/O port is configured as an analog input mode (PMODEx[1:0]=2'b11). But there are a few exception signals:*
- *NRST has no GPIO function by default*
 - *NRST pull-up input*
 - *After reset, the default state of the pins related to the debugging system is the SWD function, and the SWD pin is configured to input pull-up or pull-down mode:*
 - ◆ *PA14: SWCLK is configured as input pull-down mode*
 - ◆ *PA13: SWDIO is configured as input pull-up mode*
 - *PF0:*
 - ◆ *PF0 is configured as floating input mode by default*
 - ◆ *PF0 is multiplexed to OSC_IN*
 - *BOOT0:*
 - ◆ *BOOT0 is configured as pull-down input mode by default*

4 Electrical characteristics

4.1 Parameter conditions

All voltages are based on VSS unless otherwise specified.

4.1.1 Minimum and maximum values

Unless otherwise specified, all minimums and maximums will be guaranteed under the worst ambient temperature, supply voltage and clock frequency conditions by performing tests on 100% of the product on the production line at ambient temperatures $T_A=25\text{ }^{\circ}\text{C}$.

Note at the bottom of each form that data obtained through comprehensive evaluation, design simulation and/or process characteristics will not be tested on the production line; On the basis of comprehensive evaluation, the minimum and maximum values are obtained by samples tested.

4.1.2 Typical numerical values

Unless otherwise specified, typical data is based on $T_A=25\text{ }^{\circ}\text{C}$ and $V_{DD}=3.3\text{V}$ ($1.8\text{V} \leq V_{DD} \leq 5.5\text{V}$ voltage range). These data are only used for design guidance and not tested.

Typical ADC accuracy values are obtained by sampling a standard batch, tested at all temperature ranges.


4.1.3 Typical curves

Unless otherwise specified, typical curves are for design guidance only and have not been tested.

4.1.4 Loading capacitor

The load conditions when measuring the pin parameters are shown in Figure 4-1.


Figure 4-1 pin loading conditions



4.1.5 Pin input voltage


The measurement method of the input voltage on the pin is shown in Figure 4-2.

Figure 4-2 Pin input voltage



4.1.6 Power supply scheme

Figure 4-3 Power supply scheme




1. n is the count of V_{DD} .

Note: Please refer to the hardware design guide for the capacitor connection method.

4.1.7 Current consumption measurement

Figure 4-4 Current consumption measurement



4.2 Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1 Voltage characteristics

Symbol	Parameter	Min	Max	Unit
$V_{DD} - V_{SS}$	External supply voltage(including V_{DDA} and V_{DD}) ⁽¹⁾	-0.3	5.5	V
V_{IN}	Input voltage on any I/O and control pins	$V_{SS} - 0.3$	$V_{DD} + 0.3$	
$ \Delta V_{DDx} $	Voltage difference between different power supply pins	-	50	mV
$ V_{SSx} - V_{SS} $	Voltage difference between different ground pins	-	50	
$V_{ESD(HBM)}$	ESD electrostatic discharge voltage (human body model)	See section 4.3.11		

1. All power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to an external power supply within the allowable range.

Table 4-2 Current characteristics

Symbol	Parameter	Max	Unit
I_{VDD}	Total current into V_{DD}/V_{DDA} power lines ⁽¹⁾	200	mA
I_{VSS}	Total current out of V_{SS} ground lines ⁽¹⁾	200	
I_{IO}	Output current sunk by any I/O and control pin	16	
	Output current source by any I/O and control pins	-16	
$I_{INJ(PIN)}^{(2)}$	Injected current of NRST pin	0/-5	
	Injected current of OSC_IN pin of HSE and OSC_IN pin of LSE	+/-5	
	Injected current of other pins	+/-5	

1. All power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to an external power supply within the allowable range.
2. Negative injected current can interfere with the analog performance of the device. See section 4.3.17.

Table 4-3 Temperature characteristics

Symbol	Parameter	Value	Unit
T _{STG}	Storage temperature range	-40 ~ + 150	°C
T _J	Maximum junction temperature	125	°C

4.3 Operating conditions

4.3.1 General operating conditions

Table 4-4 General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	AHB clock frequency	-	0	48	MHz
f _{PCLK1}	APB1 clock frequency	-	0	48	
f _{PCLK2}	APB2 clock frequency	-	0	48	
V _{DD}	Standard operating voltage	-	1.8	5.5	V
V _{DDA}	Analog operating voltage	Must be the same voltage as V _{DD} ⁽¹⁾	1.8	5.5	V
T _A	Temperature range	Maximum power consumption	-40	105	°C
T _J	Junction temperature range		-40	125	°C

1. Use the same power supply to supply V_{DD} and V_{DDA}. During power-up and normal operation, a maximum difference of 300mV between V_{DD} and V_{DDA} is allowed.

4.3.2 Operating conditions at power-up and power-down

The parameters given in the following table are based on testing under the ambient temperature listed in Table 4-4.

Table 4-5 Operating conditions at power-up and power-down

Symbol	Parameter	Conditions	Min	Max	Unit
t _{VDD}	V _{DD} rising time rate	From 0 to V _{DD}	100	∞	μs/V
	V _{DD} falling time rate	From V _{DD} to 0	100	∞	μs/V

4.3.3 Reset and power control module features

The parameter test conditions in the following table are based on Table 4-4.

Table 4-6 Reset and power control module features

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{PVD}	Rising	PLS[3:0]=0	1.78	1.88	1.98	V
	Falling	PLS[3:0]=0	1.68	1.78	1.88	
	Rising	PLS[3:0]=1	1.98	2.08	2.18	
	Falling	PLS[3:0]=1	1.88	1.98	2.08	
	Rising	PLS[3:0]=2	2.18	2.28	2.38	
	Falling	PLS[3:0]=2	2.08	2.18	2.28	

	Rising	PLS[3:0]=3	2.38	2.48	2.58	
	Falling	PLS[3:0]=3	2.28	2.38	2.48	
	Rising	PLS[3:0]=4	2.58	2.68	2.78	
	Falling	PLS[3:0]=4	2.48	2.58	2.68	
	Rising	PLS[3:0]=5	2.78	2.88	2.98	
	Falling	PLS[3:0]=5	2.68	2.78	2.88	
	Rising	PLS[3:0]=6	2.96	3.08	3.2	
	Falling	PLS[3:0]=6	2.86	2.98	3.1	
	Rising	PLS[3:0]=7	3.16	3.28	3.4	
	Falling	PLS[3:0]=7	3.06	3.18	3.3	
	Rising	PLS[3:0]=8	3.36	3.48	3.6	
	Falling	PLS[3:0]=8	3.26	3.38	3.5	
	Rising	PLS[3:0]=9	3.56	3.68	3.8	
	Falling	PLS[3:0]=9	3.46	3.58	3.7	
	Rising	PLS[3:0]=10	3.76	3.88	4	
	Falling	PLS[3:0]=10	3.66	3.78	3.9	
	Rising	PLS[3:0]=11	3.92	4.08	4.24	
	Falling	PLS[3:0]=11	3.82	3.98	4.14	
	Rising	PLS[3:0]=12	4.12	4.28	4.44	
	Falling	PLS[3:0]=12	4.02	4.18	4.34	
	Rising	PLS[3:0]=13	4.32	4.48	4.64	
	Falling	PLS[3:0]=13	4.22	4.38	4.54	
	Rising	PLS[3:0]=14	4.52	4.68	4.84	
	Falling	PLS[3:0]=14	4.42	4.58	4.74	
	Rising	PLS[3:0]=15	4.72	4.88	5.04	
	Falling	PLS[3:0]=15	4.62	4.78	4.94	
$V_{PVDhyst}^{(1)}$	PVD hysteresis	-	80	100	125	mV
$V_{POR/PDR}$	VDD power on/power down reset threshold	-	-	1.53	-	V
$T_{RSTTEMPO}^{(1)}$	Reset temporization	-	-	150		us

1. Guaranteed by design, not tested in production.

4.3.4 Internal reference voltage

The parameter test conditions in the following table are based on Table 4-4.

Table 4-7 Internal reference voltage

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
--------	-----------	------------	-----	-----	-----	------

V_{REFINT}	Internal reference voltage	$-40^{\circ}\text{C} < T_A < +105^{\circ}\text{C}$	1.16	1.21	1.26	V
$T_{S_vrefint}^{(1)}$	When reading the internal reference voltage, the sampling time of the ADC	PLS[2:0]=001 (Rising edge)	-	10	-	μs

- The shortest sampling time is obtained through multiple loops in the application.

4.3.5 Power supply current characteristics

Current consumption is a combination of several parameters and factors, including operating voltage, ambient temperature, load of I/O pins, software configuration of the product, operating frequency, I/O pin flip rate, program location in memory, and code executed.

The measurement method of current consumption is illustrated in Figure 4-4.

All of the current consumption measurements given in this section are while executing a reduced set of code.

Maximum current consumption

The chip test conditions are as follows:

- All I/O pins are in input mode and connected to a static level—— V_{DD} or V_{SS} (no load).
- All peripherals are in the off state, unless otherwise specified.
- The access time of flash memory is adjusted to the frequency of f_{HCLK} (0~18MHz is 0 waiting period, 18~36MHz is 1 waiting period, and more than 36MHz is 2 waiting periods).
- The command prefetch function is enabled (Note: this parameter must be set before setting the clock and bus frequency division).
- When the peripheral is turned on: $f_{PCLK1} = f_{HCLK}$, $f_{PCLK2} = f_{HCLK}$.

The parameter test conditions in the following table are based on Table 4-4.

Table 4-8 Typical current consumption in RUN mode when running code from FLASH

Symbol	Parameter	Conditions	f_{HCLK}	Typ ⁽¹⁾	Unit
				$T_A = 105^{\circ}\text{C}$	
I_{DD}	Supply current in RUN mode	External clock ⁽²⁾ , Enable all peripherals	48MHz	9.04	mA
			24MHz	5.75	
			8MHz	3.03	
		External clock ⁽²⁾ , Disable all peripherals	48MHz	5.38	
			24MHz	4.00	
			8MHz	2.60	

- Guaranteed by design and comprehensive evaluation, not tested in production.
- External clock, when f_{HCLK} is 24M or 48M, PLL needs to be enabled.

Table 4-9 Typical current consumption in RUN mode when running code from RAM

Symbol	Parameter	Conditions	f_{HCLK}	Typ ⁽¹⁾	Unit
				$T_A = 105^{\circ}\text{C}$	
I_{DD}	Supply current in RUN mode	External clock ⁽²⁾ , Enable all peripherals	48MHz	10.14	mA
			24MHz	5.77	
			8MHz	2.62	
		External clock ⁽²⁾ , Disable all	48MHz	6.21	
			24MHz	4.00	

		peripherals	8MHz	2.10	
--	--	-------------	------	------	--

1. Guaranteed by design and comprehensive evaluation, Tested in production with maximal V_{DD} and maximal f_{HCLK} .
2. External clock, when f_{HCLK} is 24M or 48M, PLL needs to be enabled.

Table 4-10 Typical current consumption in SLEEP mode when running code from FLASH or RAM

Symbol	Parameter	Conditions	f_{HCLK}	Typ ⁽¹⁾	Unit
				$T_A = 105^{\circ}C$	
I_{DD}	Supply current in SLEEP mode	External clock ⁽²⁾ , Enable all peripherals	48MHz	7.06	mA
			24MHz	4.21	
			8MHz	2.14	
		External clock ⁽²⁾ , Disable all peripherals	48MHz	3.08	
			24MHz	2.23	
			8MHz	1.41	

1. Guaranteed by design and comprehensive evaluation, not tested in production.
2. External clock, when f_{HCLK} is 24M or 48M, PLL needs to be enabled.
3. When ADC is enabled, there is a current of 1.1mA (guaranteed by design).

Table 4-11 Typical consumption in PD mode and STOP mode

Symbol	Parameter	Conditions	Typ ⁽¹⁾	Max	Unit
			$V_{DD}=3.3V$	$V_{DD}=3.3V$	
Low power mode	Current in SLEEP mode	The core is stopped, all peripherals including Cortex®-M0 core peripherals, such as NVIC, system tick clock (SysTick) is still running)	3.10	5	mA
	Current in STOP mode	Turn off RTC, SRAM data retention, all I/O status retention, register retention	2.60	25	uA
	Current in PD mode	V_{DD} power-down mode, 3 WAKEUP IO and NRST can wake up the chip	0.414	1	uA

1. The typical value/maximum value is tested under $T_A=25^{\circ}C$.

Typical current consumption

The chip test conditions are as follows:

- All I/O pins are in input mode and connected to a static level— V_{DD} or V_{SS} (no load).
- All peripherals are in the off state, unless otherwise specified.
- The access time of flash memory is adjusted to the frequency of f_{HCLK} (0~18MHz is 0 waiting period, 18~36MHz is 1 waiting period, and more than 36MHz is 2 waiting periods).
- The command prefetch function is enabled (Note: this parameter must be set before setting the clock and bus frequency division).
- When the peripheral is turned on: $f_{PCLK1} = f_{HCLK}$, $f_{PCLK2} = f_{HCLK}$, $f_{ADCCCLK} = f_{PCLK2}/3$.

The parameter test conditions in the following table are based on Table 4-4.

Table 4-12 Typical current consumption in RUN mode when running code from FLASH

Symbol	Parameter	Conditions	f _{HCLK}	Typ ⁽¹⁾		Unit
				Enable all peripherals ⁽²⁾	Disable all peripherals	
I _{DD}	Current in RUN mode	External high-speed clock (HSE), use AHB prescaler to reduce the frequency	48MHz	8.94	5.23	mA
			24MHz	5.35	3.49	
			8MHz	2.80	2.17	
		Internal high-speed RC oscillator ⁽²⁾ (HSI), using AHB prescaler to reduce the frequency	48MHz	8.21	4.57	mA
			24MHz	4.84	3.05	
			8MHz	2.27	1.65	

1. The typical value is obtained by testing at T_A=25°C V_{DD}=3.3V.
2. The internal high-speed clock is 8MHz, and PLL is enabled when f_{HCLK} > 8MHz.

Table 4-13 Typical current consumption in SLEEP mode when running code from FLASH or RAM

Symbol	Parameter	Conditions	f _{HCLK}	Typ ⁽¹⁾		Unit
				Enable all peripherals ⁽²⁾	Disable all peripherals	
I _{DD}	Current in SLEEP mode	External high-speed clock (HSE), use AHB prescaler to reduce the frequency	48MHz	6.92	3.00	mA
			24MHz	4.12	2.07	
			8MHz	1.93	1.27	
		Internal high-speed RC oscillator ⁽²⁾ (HSI), using AHB prescaler to reduce the frequency	48MHz	6.13	2.27	mA
			24MHz	3.37	1.45	
			8MHz	1.30	0.65	

1. The typical value is obtained by testing at T_A=25°C V_{DD}=3.3V.
2. The internal high-speed clock is 8MHz, and PLL is enabled when f_{HCLK} > 8MHz.

4.3.6 External clock source characteristics

High-speed external clock generated by external oscillator

The characteristic parameters in the following table are measured using a high-speed external clock source.

The parameter test conditions in the following table are based on Table 4-4.

Table 4-14 High-speed external clock characteristics (Bypass mode)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{HSE_ext}	External high-speed clock frequency	-	4	8	20	MHz
V _{HSEH}	OSC_IN input pin high level voltage ⁽¹⁾		0.7V _{DD}	-	V _{DD}	V
V _{HSEL}	OSC_IN input pin low-level voltage ⁽¹⁾		V _{SS}	-	0.3V _{DD}	
t _{w(HSE)} t _{w(HSE)}	OSC_IN high or low time ⁽¹⁾		16	-	-	ns
t _{r(HSE)} t _{r(HSE)}	OSC_IN rise or fall time ⁽¹⁾		-	-	20	
C _{in(HSE)}	OSC_IN input capacitive reactance ⁽¹⁾		-	5	-	pF
DuCy _(HSE)	Duty cycle		45	-	55	%
I _L	OSC_IN input leakage current ⁽¹⁾	V _{SS} ≤ V _{IN} ≤ V _{DD}	-	-	±1	μA

1. Guaranteed by design and comprehensive evaluation, not tested in production.

Low-speed external clock generated by external oscillator source

The characteristic parameters in the following table are measured using a low-speed external clock source.

The parameter test conditions in the following table are based on Table 4-4.

Table 4-15 Low-speed external clock characteristics (Bypass mode)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{LSE_ext}	External low-speed clock frequency	-	0	32.768	1000	KHz
V_{LSEH}	OSC32_IN input pin high level voltage ⁽¹⁾		$0.7V_{DD}$	-	V_{DD}	V
V_{LSEL}	OSC32_IN input pin low-level voltage ⁽¹⁾		V_{SS}	-	$0.3V_{DD}$	
$t_{w(LSE)}$ $t_{w(LSE)}$	OSC32_IN high or low time ⁽¹⁾		450	-	-	ns
$t_{r(LSE)}t_{f(LSE)}$	OSC32_IN rise or fall time ⁽¹⁾		-	-	10	
$DuCy_{(LSE)}$	Duty cycle ⁽¹⁾		30	-	70	%
I_L	OSC32_IN input leakage current ⁽¹⁾	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	± 1	μA

1. Guaranteed by design and comprehensive evaluation, not tested in production.

Figure 4-5 AC timing diagram of external high-speed clock source





Figure 4-6 AC timing diagram of external low-speed clock source



High-speed external clock generated by a crystal/ceramic resonator


The high-speed external clock (HSE) can be generated using a 4-20MHz crystal/ceramic resonator oscillator. The information presented in this section is based on a comprehensive feature evaluation using typical external components listed in the table below. In applications, the resonator and load capacitance must be as close to the oscillator pins as possible to reduce output distortion and stabilization time at startup. For detailed parameters (frequency, packaging, accuracy, etc.) of the crystal resonator, please consult the corresponding manufacturer. (The crystal resonator mentioned here is what we usually call passive crystal oscillator).

Table 4-16 HSE 4~20MHz Oscillator characteristics ⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{OSC_IN}	Oscillator frequency	-	4	8	20	MHz
$t_{SU(HSE)}^{(3)}$	Startup Time	V_{DD} is stabilized, $f_{out} = 20MHz$	-	3	-	ms

1. The characteristic parameters of the resonator are given by the crystal/ceramic resonator manufacturer.
2. Guaranteed by design and comprehensive evaluation, not tested in production.
3. $t_{SU(HSE)}$ is the start-up time, which is the time from the software enabling HSE to start measurement until a stable 8MHz oscillation is obtained. This value is measured on a standard crystal resonator, and it may vary greatly depending on the crystal manufacturer.

Figure 4-7 Typical application using 8MHz crystal



1. R_{EXT} value is determined by the characteristics of the crystal.

Low-speed external clock generated by a crystal/ceramic resonator

The Low-speed external clock (LSE) can be generated using a 32.768 kHz crystal/ceramic resonator oscillator. The information presented in this section is based on a comprehensive feature evaluation using typical external components listed in the table below. In applications, the resonator and load capacitance must be as close to the oscillator pins as possible to reduce output distortion and stabilization time at startup. For detailed parameters (frequency, packaging, accuracy, etc.) of the crystal resonator, please consult the corresponding manufacturer. (The crystal resonator mentioned here is what we usually call passive crystal oscillator).

Note: For C_{L1} and C_{L2} , it is recommended to use high-quality ceramic capacitors, and select a crystal or resonator that meets the requirements. Usually C_{L1} and C_{L2} have the same parameters. The crystal manufacturer usually gives the parameter of the load capacitance in the serial combination of C_{L1} and C_{L2} .


The load capacitance C_L is calculated by the following formula: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$, where C_{stray} is the capacitance of the pin and the PCB or PCB-related capacitance.

Table 4-17 LSE Oscillator characteristics ($f_{LSE}=32.768\text{ kHz}$) ⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{SU(LSE)}^{(2)}$	Startup Time	V_{DD} is stabilized	-	2	-	s

1. Guaranteed by design and comprehensive evaluation, not tested in production.
2. $t_{SU(LSE)}$ is the start-up time, which is the time from the software enabling LSE to start measurement until a stable 32.768KHz oscillation is obtained. This value is measured on a standard crystal resonator, and it may vary greatly depending on the crystal manufacturer.

Figure 4-8 Typical application using 32.768kHz cryst



4.3.7 Internal clock source characteristics

The parameter test conditions in the following table are based on Table 4-4.

High-speed internal (HSI) RC oscillator

Table 4-18 HSI Oscillator characteristics ^{(1) (2)}

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSI}	Frequency	$V_{\text{DD}}=3.3\text{V}$, $T_{\text{A}} = 25^{\circ}\text{C}$, After calibration	7.92 ⁽³⁾	8	8.08 ⁽³⁾	MHz
$\text{DuCy}_{(\text{HSI})}$	Duty cycle		45	-	55	%
ACC_{HSI}	The temperature drift of the HSI oscillator ⁽⁴⁾	$V_{\text{DD}}=3.3\text{V}$, $T_{\text{A}} = -40\sim 105^{\circ}\text{C}$, Temperature drift	-3	-	3	%
		$V_{\text{DD}}=3.3\text{V}$, $T_{\text{A}} = -10\sim 85^{\circ}\text{C}$, Temperature drift	-1	-	1	%
		$V_{\text{DD}}=3.3\text{V}$, $T_{\text{A}} = 0\sim 70^{\circ}\text{C}$, Temperature drift	-1	-	1	%
$t_{\text{SU}(\text{HSI})}$	HSI startup Time		1	-	3	μs
$I_{\text{DD}(\text{HSI})}$	HSI power consumption		-	80	150	μA

1. Unless otherwise specified, $V_{\text{DD}} = 3.3\text{V}$, $T_{\text{A}} = -40\sim 105^{\circ}\text{C}$.
2. Guaranteed by design and comprehensive evaluation, not tested in production.
3. Production calibration accuracy, excluding welding effects. Welding brings about 1% frequency deviation range.
4. Frequency deviation includes the effect of welding, data is from sample testing, not tested in production.

Low-speed internal (LSI) RC oscillator

Table 4-19 LSI Oscillator characteristics ⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{\text{LSI}}^{(2)}$	Frequency	$V_{\text{DD}}=3.3\text{V}$, $T_{\text{A}} = 25^{\circ}\text{C}$, After calibration	29	30	31	KHz
		$V_{\text{DD}}=1.8\text{V} \sim 5.5\text{V}$, $T_{\text{A}} = -40\sim 105^{\circ}\text{C}$	24	30	36	KHz
$t_{\text{SU}(\text{LSI})}^{(2)}$	LSI Startup Time		-	30	80	μs
$I_{\text{DD}(\text{LSI})}^{(2)}$	LSI driving current		-	0.2	-	μA

1. Unless otherwise specified, $V_{\text{DD}} = 3.3\text{V}$, $T_{\text{A}} = -40\sim 105^{\circ}\text{C}$.
2. Guaranteed by design and comprehensive evaluation, not tested in production.

4.3.8 Low-power mode wake-up time

The wake-up time listed in Table 4-20 is measured during the wake-up phase of an 8MHz HSI RC oscillator. The clock source used when waking up depends on the current operating mode:

- STOP or PD mode: clock source is RC oscillator
- SLEEP mode: the clock source is the clock used when entering sleep mode

The parameter test conditions in the following table are based on Table 4-4.

Table 4-20 Low-power mode wake-up time

Symbol	Parameter	Typ	Unit
$t_{\text{WUSLEEP}}^{(1)}$	Wake up from SLEEP mode	16	HCLK ⁽²⁾
$t_{\text{WUSTOP}}^{(1)}$	Wake up from STOP mode	20	μs
$t_{\text{WUPD}}^{(1)}$	Wake up from PD mode	55	

1. The measurement of the wake-up time is from the start of the wake-up event to the user program reading the first instruction.
2. HCLK is the AHB frequency.

4.3.9 PLL characteristics

The parameter test conditions in the following table are based on Table 4-4.

Table 4-21 PLL characteristics

Symbol	Parameter	Num			Unit
		Min	Typ	Max ⁽¹⁾	
f _{PLL-IN}	PLL input clock ⁽²⁾	4	8.0	20	MHz
	PLL input clock duty cycle	40	-	60	%
f _{PLL-OUT}	PLL multiplier output clock	48	-	72	MHz
t _{LOCK}	PLL Ready indicates signal output time	-	-	20	μs
Jitter	TIE RMS Jitter	-	40	-	pS
I _{pll}	Operating Current of PLL @48MHz VCO frequency.	-	300	500	uA

1. Guaranteed by design and comprehensive evaluation, not tested in production.
2. Need to pay attention to using the correct frequency multiplication factor, so that f_{PLL-OUT} is within the allowable range according to the PLL input clock frequency.

4.3.10 FLASH characteristics

Unless otherwise specified, all characteristic parameters are obtained at T_A = -40~105℃.

Table 4-22 FLASH characteristics

Symbol	Parameter	Condition s	Min ⁽¹⁾	Typ ⁽¹⁾	Max ⁽¹⁾	Unit
t _{prog}	Word programming time(32-bit)	T _A = -40~105℃	-	175	-	μs
t _{ERASE}	Page erase time(512Bytes)	T _A = -40~105℃	-	2.27	-	ms
t _{ME}	Mass erase time	T _A = -40~105℃;	-	34.1	-	ms
I _{DD}	Current ⁽¹⁾	Read, f _{HCLK} =48MHz, V _{DD} =3.3V	-	2	2.4	m A
		Write, f _{HCLK} =48MHz, V _{DD} =3.3V	-	-	1.2	m A
		Erase, f _{HCLK} =48MHz, V _{DD} =3.3V	-	-	0.6	mA
		Deep standby mode, V _{DD} =3.3~3.6V	-	-	150	μA

1. Guaranteed by design and comprehensive evaluation, not tested in production.

Table 4-23 Flash endurance and data retention period

Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
N _{END}	Endurance(Note: erasing and writing cycle)	T _A = -40~105℃	100	kcycles
t _{RET}	Data retention	T _A = 105℃, after 1000 erasing cycle ⁽¹⁾	10	years

1. Guaranteed by design and comprehensive evaluation, not tested in production.

4.3.11 Electrical sensitivity

Based on three different tests (ESD, LU), a specific measurement method is used to test the strength of the chip to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharge (a positive pulse followed by a negative pulse one second later) is applied to all pins of all samples.

Table 4-24 ESD characteristics

Symbol	Parameter	Conditions	Class	Max ⁽¹⁾	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	$T_A = +25\text{ }^{\circ}\text{C}$, In accordance with MIL-STD-883K Method 3015.9	2	4000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (charging device model)	$T_A = +25\text{ }^{\circ}\text{C}$, In accordance with ESDA/JEDEC JS-002-2018	II	1000	

1. Guaranteed by design and comprehensive evaluation, not tested in production.

Static Latch-up

To evaluate the locking performance, two complementary static latch-up tests were performed on six samples:

- Supply voltage exceeding limit for each power pin.
- Current is injected into each input, output, and configurable I/O pin.

This test conforms to EIA/JESD78E IC latch standard.

Table 4-25 Static Latch-up characteristics

Symbol	Parameter	Conditions	Class
LU	Static Latch-up	$T_A = +105\text{ }^{\circ}\text{C}$, conforming to JESD78E	II level A

4.3.12 I/O port characteristics

Generic input/output characteristics

The parameter test conditions in the following table are based on Table 4-4. All I/O ports are CMOS and TTL compatible.

Table 4-26 I/O static characteristics

Symbol	Parameter	VDD	Conditions	Min	Max	Unit
V_{IL}	IO Low level input voltage	5	-	-	$0.3 \times VDD$	V
		3.3	-	-	0.8	
		1.8	-	-	$0.2 \times VDD$	
V_{IH}	IO High level input voltage	5	-	$0.7 \times VDD$	-	
		3.3	-	2.0	-	
		1.8	-	$0.8 \times VDD$	-	
V_{hys}	I/O Schmitt trigger voltage hysteresis ⁽¹⁾	5/3.3/1.8	-	$0.1 \times VDD$	---	V

$I_{lg}^{(2)}$	Input leakage current I_{IH}	5/3.3/1.8	-	---	+1	μA
	Input leakage current I_{IL}	5/3.3/1.8	-	-1	-	
V_{OH}	Output high level voltage	5	High driving $I_{min}=16mA$ low driving $I_{min}=8mA$	VDD-0.8	-	V
		3.3	High driving $I_{min}=8mA$ low driving $I_{min}=4mA$	2.4	-	
		1.8	High driving $I_{min}=4mA$ low driving $I_{min}=2mA$	VDD-0.45	-	
V_{OL}	Output low level voltage	5	High driving $I_{min}=16mA$ low driving $I_{min}=8mA$	-	0.7	
		3.3	High driving $I_{min}=8mA$ low driving $I_{min}=4mA$	-	0.45	
		1.8	High driving $I_{min}=4mA$ low driving $I_{min}=2mA$	-	0.4	
R_{PU}	Weak pull-up equivalent resistor	5/3.3/1.8	-	50	100	k Ω
R_{PD}	Weak pull-down equivalent resistor	5/3.3/1.8	-	50	100	k Ω
C_{IO}	I/O pin capacitance	5/3.3/1.8	-	-	10	pF

1. The hysteresis voltage of the Schmitt trigger switching level. Guaranteed by design and comprehensive evaluation, not tested in production.
2. If there is negative current in the adjacent pin, the leakage current may be higher than the maximum value.

Input and output AC characteristics


The parameter test conditions in the following table are based on Table 4-4.

Table 4-27 I/O AC characteristics

VDD	Conditions			Rise/Fall Time (ns)			Propagation Delay (ns)		
	Driving Strength	Slew Rate Control	$C_{Loading}(pF)$	Min	Typ	Max	Min	Typ	Max
5V (4.5~5.5)	Low (DR=1)	Slow (SR=1)	25	3.1	3.9	6.5	5	7.2	14
			50	5.7	6.5	11	6.5	8.8	16
			100	11	13	20	10	12	21
		Fast (SR=0)	25	2.9	3.4	5.4	4.5	6.5	12
			50	5.6	6.3	10	6	8.1	14.2
			100	11	12.3	19.5	9	11.3	19.1
	High	Slow (SR=1)	25	1.8	2.5	4.1	4.2	6.7	13

VDD	Conditions			Rise/Fall Time (ns)			Propagation Delay (ns)		
	Driving Strength	Slew Rate Control	C _{Loading} (pf)	Min	Typ	Max	Min	Typ	Max
	(DR=0)								
3.3V (2.7~3.6)	Low (DR=1)	Slow (SR=1)	50	3	3.9	6.2	5	7.5	15
			100	5.6	6.5	10.2	6.4	9	17
		Fast (SR=0)	25	1.6	2.1	3.4	3.7	5.9	12
			50	2.9	3.5	5.5	4.4	6.6	13
			100	5.5	6.2	10	5.9	8	15
	High (DR=0)	Slow (SR=1)	25	4	5.5	11	6.6	10	20
			50	7.5	9.5	18	8.5	12	24
			100	15	17	32	13	16	31
		Fast (SR=0)	25	3.8	4.9	9.2	5.9	8.8	18
			50	7.3	8.8	16.2	7.8	10.8	21.2
			100	14.2	16.7	30.5	12	15	29
1.8V (1.62~1.98)	Low (DR=1)	Slow (SR=1)	25	8	12	22	14	23	44
			50	15	20	36	18	27	52
			100	29	36	65	26	36	66
		Fast (SR=0)	25	7.5	10.5	16.4	12.25	20	40
			50	14.5	18.5	33	16.5	24.2	47
			100	28	35	62	24	33	62
	High (DR=0)	Slow (SR=1)	25	4.6	8	15.4	12	20.2	40
			50	7.6	11.8	22	14	22.5	44
			100	11.5	19.5	36	17.5	26.7	52
		Fast (SR=0)	25	4	6.9	14	10.5	18	36
			50	7.3	11	20	12.3	20	40
			100	15	18.5	33	16	25	47

Figure 4-9 I/O AC characteristic definition



4.3.13 NRST pin characteristics


NRST pin is integrated with pull-up resistor. Unless otherwise specified, the parameter test conditions in the following table are based on Table 4-4.

Table 4-28 NRST pin characteristics

Symbol	Parameter	VDD	Min	Typ	Max	Unit
$V_{IL(NRST)}^{(1)}$	NRST low level input voltage	1.8V~5.5V	-	-	0.3VDD	V
$V_{IH(NRST)}^{(1)}$	NRST high level input voltage	1.8V~5.5V	0.75VDD	-	-	
$V_{hys(NRST)}$	NRST schmitt trigger voltage hysteresis	1.8V~5.5V	115	220	315	mV
R_{PU}	Weak pull-up equivalent resistor ⁽²⁾	1.8V~5.5V	30	40	50	k Ω
$V_{F(NRST)}^{(1)}$	NRST input filter pulse	1.8V~2V	-	-	100	ns
		3V~3.6V	-	-	100	
		4.5V~5.5V	-	-	50	
$V_{NF(NRST)}^{(1)}$	NRST input unfiltered pulse	1.8V~2V	650	-	-	ns
		3V~3.6V	300	-	-	
		4.5V~5.5V	200	-	-	

1. Guaranteed by design, note tested in production
2. The pull-up resistor is designed as true resistor for a not switchable PMOS implementation, The resistance of this PMOS switch is very small (about 10%).

Figure 4-10 NRST pin protection recommended circuit design



1. The reset network is to prevent parasitic reset.

- The user must ensure that the potential of the NRST pin can be lower than the maximum $V_{IL(NRST)}$, otherwise the MCU cannot be reset.

4.3.14 TIM characteristics

Table 4-29 TIM ⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{res(TIM)}$	Timer resolution time	$f_{TIMxCLK} = 48MHz$	1	-	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 48MHz$	20.8	-	ns
$f_{EXT}^{(2)}$	Timer external clock frequency on CH1 to CH4	-	0	$f_{TIMxCLK}/2$	MHz
		$f_{TIMxCLK} = 48MHz$	0	24	MHz
Re_{TIM}	Timer resolution	$f_{TIMxCLK} = 48MHz$	-	16	bit
$t_{COUNTER}$	Select the internal clock, 16-bit counter clock cycle	$f_{TIMxCLK} = 48MHz$	1	65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 48MHz$	0.0208	1365	μs
t_{MAX_COUNT}	Maximum count	$f_{TIMxCLK} = 48MHz$	-	65536x65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 48MHz$	-	89.478	s

- TIMx is generic name, representing TIM~TIM8
- Only applicable to advanced timers and general-purpose timers, not applicable to basic timers.

4.3.15 I2C characteristics

The parameter test conditions in the following table are based on Table 4-4.

The I2C interface complies with the standard I2C communication protocol.

But SDA and SCL are not "true" open-drain pins. When configured as open-drain output, the PMOS tube between the pin and VDD is turned off, but it still exists.


Table 4-30 I2C interface characteristics

Symbol	Parameter	Standard model		Fast mode		Fast+ mode		Unit
		Min	Max	Min	Max	Min	Max	
f_{SCL}	I2C interface frequency	0	100	0	400	0	1000	KHz
$th_{(STA)}$	Start condition holding time ⁽¹⁾	4.0	-	0.6	-	0.26	-	μs
$tw_{(SCLL)}$	SCL Clock Low Time ⁽¹⁾	4.7	-	1.3	-	0.5	-	μs
$tw_{(SCLH)}$	SCL clock high time ⁽¹⁾	4.0	-	0.6	-	0.26	-	μs
$tsu_{(STA)}$	Setup time of repeated starting conditions ⁽¹⁾	4.7	-	0.6	0.6	0.26	-	μs
$th_{(SDA)}$	SDA data hold time ⁽¹⁾	-	3.4	-	0.9	-	0.4	μs
$tsu_{(SDA)}$	Setup time of SDA ⁽¹⁾	250.0	-	100	-	50	-	ns
$tr_{(SDA)}$ $tr_{(SCL)}$	SDA and SCL rising time ⁽¹⁾	-	1000	20+0.1 Cb	300	-	120	ns
$tf_{(SDA)}$ $tf_{(SCL)}$	SDA and SCL falling time ⁽¹⁾	-	300	20+0.1 Cb	300	-	120	ns

$t_{su(STO)}$	Stop condition setup time ⁽¹⁾	4.0	-	0.6	-	0.26	-	μs
$t_{w(STO:STA)}$	Time from stop condition to start condition (bus idle) ⁽¹⁾	4.7	-	1.3	-	0.5	-	μs
C_b	Capacity load per bus ⁽¹⁾	-	400	-	400	-	100	pf
$t_{v(SDA)}$	Data validity time ⁽¹⁾	3.45	-	0.9	-	0.45	-	μs
$t_{v(ACK)}$	Response validity time ⁽¹⁾	3.45	-	0.9	-	0.45	-	μs

1. Guaranteed by design and comprehensive evaluation, not tested in production.
2. To achieve the maximum frequency of standard mode I2C, f_{PCLK1} must be greater than 2MHz. To achieve the maximum frequency of fast mode I2C, f_{PCLK1} must be greater than 4MHz.

Figure 4-11 I2C bus AC waveform and measurement circuit ⁽¹⁾



1. The measuring point is set at the CMOS level: $0.3V_{DD}$ and $0.7V_{DD}$.

4.3.16 SPI/I2S characteristics

The parameter test conditions in the following table are based on Table 4-4.

Table 4-31 SPI characteristics ⁽⁴⁾

Symbol	Parameter	Conditions	Min	Max	Unit
--------	-----------	------------	-----	-----	------

f _{SCLK} 1/t _c (SCLK)	SPI clock frequency	Master mode		-	18	MHz
		Slave mode		-	18	
t _r (SCLK)t _f (SCLK)	SPI clock rising and falling time	Load capacitance: C = 30pF		-	15	ns
DuCy(SCK)	SPI slave input clock duty cycle	SPI Slave mode		45	55	%
t _{su} (NSS) ⁽¹⁾	NSS setup time	Slave mode		4t _{PCLK}	-	ns
t _h (NSS) ⁽¹⁾	NSS hold time	Slave mode		2t _{PCLK}	-	ns
t _w (SCLKH) ⁽¹⁾ t _w (SCLKL) ⁽¹⁾	SCLK high and low time	Master mode		t _{PCLK}	t _{PCLK} + 2	ns
t _{su} (MI) ⁽¹⁾	Data entry setup time	Master mode	SPI1	19.84	-	ns
			SPI2	20.5	-	
t _{su} (SI) ⁽¹⁾		Slave mode	SPI1	4.16	-	
			SPI2	4.16	-	
t _h (MI) ⁽¹⁾	Data entry hold time	Master mode		0	-	ns
t _h (SI) ⁽¹⁾		Slave mode		4	-	
t _a (SO) ⁽¹⁾⁽²⁾	Data output access time	Slave mode, f _{PCLK} = 18MHz		0	3t _{PCLK}	ns
t _{dis} (SO) ⁽¹⁾⁽³⁾	Disabled time for data output	Slave mode		2	10	ns
t _v (SO) ⁽¹⁾	Valid time of data output	Slave mode (after the enabled edge)	SPI1	-	32	ns
			SPI2	-	30	
t _v (MO) ⁽¹⁾		Master mode (after the enabled edge)	SPI1	-	28	
			SPI2	-	28	
t _h (SO) ⁽¹⁾	Data output hold time	Slave mode (after the enabled edge)		0	-	ns
t _h (MO) ⁽¹⁾		Master mode (after the enabled edge)		0	-	

1. Guaranteed by design and comprehensive evaluation, not tested in production.
2. The minimum value means the minimum time to drive the output, and the maximum value means the maximum time to get the data correctly.
3. The minimum value means the minimum time to turn off the output, and the maximum value means the maximum time to put the data wire in the high resistance state.
4. Test voltage is 3.3V.

Figure 4-12 SPI sequence diagram - slave mode and CPHA=0






Figure 4-13 SPI sequence diagram - slave mode and CPHA=1⁽¹⁾



1. The measurement points were set at the CMOS level of 0.3 V_{DD} and 0.7 V_{DD}.

Figure 4-14 SPI timing diagram-master mode ⁽¹⁾




1. The measurement points are set at CMOS level: 0.3 V_{DD} and 0.7 V_{DD} .

Table 4-32 I2S characteristics ⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
DuCy(SCK)	I2S clock duty cycle	I2S Slave mode	30	50	70	%
f_{CLK} $1/t_{c(CLK)}$	I2S clock frequency	Master mode (16bit)	-	$2*F_s^{(3)*16}$	-	Hz
		Slave mode (16bit)	-	$2*F_s^{(3)*16}$	-	
		Master mode (32bit)	-	$2*F_s^{(3)*32}$	-	
		Slave mode (32bit)	-	$2*F_s^{(3)*32}$	-	
$t_{r(CLK)}$	I2S clock rising and falling time	Load capacitance: $C_L = 50pf$	-	-	8	ns
$t_{v(WS)}^{(1)}$	WS validity time	Master mode	13.5	-	-	
$t_{h(WS)}^{(1)}$	WS hold time	Master mode	0	-	-	
$t_{su(WS)}^{(1)}$	WS setup time	Slave mode	4	-	-	
$t_{h(WS)}^{(1)}$	WS hold time	Slave mode	0	-	-	
$t_{w(CLKH)}^{(1)}$	CLK high and low time	Master mode, $f_{CLK} = 16mhz$, audio 48khz	312.5	-	-	
$t_{w(CLKL)}^{(1)}$			345	-	-	
$t_{su(SD_MR)}^{(1)}$	Data entry setup time	Master receiver	3.6	-	-	
$t_{su(SD_SR)}^{(1)}$		Slave receiver	3.5	-	-	
$t_{h(SD_MR)}^{(1)(2)}$	Data entry hold time	Master receiver	0	-	-	
$t_{h(SD_SR)}^{(1)(2)}$		Slave receiver	0	-	-	
$t_{v(SD_ST)}^{(1)(2)}$	Valid time of data output	Slave transmitter (after the enabled edge)	-	-	29.76	ns
$t_{h(SD_ST)}^{(1)}$	Data output hold time	Slave generator(after the enabled edge)	0	-	-	
$t_{v(SD_MT)}^{(1)(2)}$	Valid time of data output	Master generator(after the enabled edge)	-	-	13.6	
$t_{h(SD_MT)}^{(1)}$	Data output hold time	Master generator(after the enabled edge)	-6.5	-	-	


1. Guaranteed by design and comprehensive evaluation, not tested in production.
2. Relying on f_{PCLK} . For example, if $f_{PCLK}=8MHz$, then $T_{PCLK}=1/f_{PCLK}=125ns$.
3. F_s value audio sampling frequency, frequency range 8 KHz ~ 96 KHz.

Figure 4-15 I2S slave mode timing diagram (Philips protocol) ⁽¹⁾



1. The measuring point is set at the CMOS level: 0. 3V_{DD} and 0. 7V_{DD}.
2. Transmit/receive of the last byte. There is no transmit/receive of this least significant bit before the first byte.

Figure 4-16 I2S master mode timing diagram (Philips protocol) ⁽¹⁾



1. The measuring point is set at the CMOS level: 0. 3V_{DD} and 0. 7V_{DD}.
2. Transmit/receive of the last byte. There is no transmit/receive of this last bit before the first byte.

4.3.17 ADC characteristics

The parameter test conditions in the following table are based on Table 4-4.

Table 4-33 ADC characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DDA} ⁽¹⁾	Supply voltage	-	2.4	3.3	5.5	V
V _{REF+}	Positive reference voltage	-	2.4	-	V _{DDA}	V
f _{ADC}	ADC clock frequency	-	-	-	18	MHz

$f_s^{(1)}$	Sampling rate	-	0.03	-	1	MSPs
V_{AIN}	Conversion voltage range	-	0	-	V_{REF+}	V
$R_{AIN}^{(1)}$	External input impedance	-	See formula 1			Ω
$R_{ADC}^{(1)}$	ADC input resistance	$V_{DDA} = 3.0V$	-	1500	-	Ω
$C_{ADC}^{(1)}$	Internal sample and hold capacitor	-	-	13	15	pF
SNDR	Signal noise distortion ration	$V_{DDA} = 3.3V$	-	68	-	dB
$T_s^{(1)}$	Sampling cycle	-	6	-	-	$1/f_{ADC}$
$t_{STAB}^{(1)}$	Power-on time	-	32	-	-	$1/f_{ADC}$
$t_{CONV}^{(1)}$	Conversion time	-	12			$1/f_{ADC}$

1. Guaranteed by design and comprehensive evaluation, not tested in production.

Formula 1: Maximum R_{AIN} formula

$$R_{AIN} < \frac{T_s}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The above formula (Formula 1) is used to determine the maximum external impedance so that the error can be less than 1/4 LSB. Where N=12 (representing 12-bit resolution).

Table 4-34 ADC accuracy ⁽¹⁾

Symbol	Parameter	Conditions	Typ	Max ⁽²⁾	Unit
EG	Gain error	$V_{REF+} = 3.3V$, $T_A = 25^\circ C$, sample rate = 1MSPS, $V_{in} = 0.05V_{DDA} \sim 0.95V_{DDA}$	± 2	± 5	LSB
EO	Offset error		± 0.5	± 2.0	
ED	Differential linearity error		± 0.6	1.5	
EL	Integral linearity error		± 1.5	2.5	
ENOB	Effective number of bits		11	-	Bits

- The relationship between the negative injection current and ADC accuracy: the need to avoid negative current is injected on any standard analog input pin, as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (between the pin and ground) on the standard analog pin that may produce negative injection current.
- Guaranteed by design and comprehensive evaluation, not tested in production.

The diagram illustrates a 12-bit ADC system. It features a voltage source V_{AIN} connected in series with a resistor $R_{AIN}^{(1)}$ to the AIN_x input of the ADC. A parasitic capacitor $C_{parasitic}$ is connected from the input line to ground, labeled "寄生电容". The ADC input is also connected to a voltage divider consisting of two diodes with threshold voltage $V_T = 0.6V$ and a current source $I_{L\pm 1\mu A}$. The output of the ADC is connected to a "Sample and hold ADC converter" block, which includes a resistor $R_{ADC}^{(1)}$ and a capacitor $C_{ADC}^{(1)}$ to ground. A "12 bits converter" block is also shown within the ADC system.

The parameter test conditions in the following table are based on Table 4-4.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DDA}	Analog supply voltage	Normal mode	2.7	-	5.5	V
V _{REFP}	Voltage reference source	Normal mode	2.364	2.4	2.436	V
I _{DDA} ⁽¹⁾	V _{REFP} consumption from V _{DDA}	I _{load} = 0 μ A	-	1000	-	μ A
Load cap ⁽¹⁾	Load capacitance				25	pF
t _{START} ⁽¹⁾	Start-up time	-	5	-	-	μ s

4.3.19 OPAMP characteristics

The parameter test conditions in the following table are based on Table 4-4.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DDA}	Analog supply voltage	-	2.4	-	5.5	V
CMIR	Common mode voltage input range	-	0	-	V _{DDA}	V
V _{IOFFSET}	Input offset voltage	-	-	4	-	mV
I _{LOAD}	Drive current	-	-	0.5	-	mA
I _{DDA}	OPAMP current consumption	No load, quiescent mode	-	0.5	-	mA
CMMR	Common mode rejection ratio	-	-	70	-	dB
PSRR	Power supply rejection ratio	-	-	60	-	dB
GBW	Gain bandwidth	-	-	2.5	-	MHz

SR	Conversion rate	-		3	-	V/us
R _{LOAD}	Minimum impedance load	-	10	-	-	KΩ
C _{LOAD}	Maximum capacitive load	-	-	-	25	pF
T _{STARTUP}	Startup time	C _{LOAD} ≤ 25 pF, R _{LOAD} ≥ 10 kΩ, Follower configuration	-	3	5	μs
PGA BW	PGA bandwidth for different non inverting gain	PGA Gain = 2, C _{load} = 25pF, R _{load} = 10 KΩ	-	1	-	MHz
		GA Gain = 4, C _{load} = 25pF, R _{load} = 10 KΩ	-	0.5	-	
		GA Gain = 16, C _{load} = 25pF, R _{load} = 10 KΩ	-	0.125	-	
		GA Gain = 32, C _{load} = 25pF, R _{load} = 10 KΩ	-	0.0625	-	

2. Guaranteed by design and comprehensive evaluation, not tested in production.

4.3.20 COMP characteristics

The parameter test conditions in the following table are based on Table 4-4.

Table 4-37 COMP characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DDA}	Analog supply voltage	-	2.2	-	5.5	V
V _{IN}	Input voltage range	-	0	-	V _{DDA}	
T _{START}	Comparator startup time	normal mode	-	-	5	us
		low speed mode			15	
t _d	Propagation delay for 200 mV step with 100 mV overdrive	V _{DDA} ≥ 2.2V normal mode	-	100		ns
		low speed mode		520		
V _{OFFSET}	Comparator input offset error	Full common mode range	-	±4	±20	mV
V _{hys}	Comparison of hysteresis voltage (high speed/low power consumption)	No hysteresis	-	0	-	mV
		Low hysteresis	-	10/8	-	
		Medium hysteresis	-	20/15	-	
		High hysteresis	-	30/25	-	
I _{DDA}	Comparator current consumption	High speed mode. Comparator is turned on, reference input compare voltage source is turned off ⁽²⁾	Static	-	35	μA
			With 50 kHz ±100 mV overdrive square signal	-	36	
		Low speed	Static	-	5	

		mode. Comparator is turned on, reference input compare voltage source is turned off ⁽²⁾	With 50 kHz ± 100 mV overdrive square signal	-	6	-	
--	--	--	---	---	---	---	--

1. Guaranteed by design and comprehensive evaluation, not tested in production.
2. For reference input compare voltage source, the static power is 671 μ A (guaranteed by design), the maximum configurable voltage is V_{DDA}

4.3.21 Temperature sensor characteristics

The parameter test conditions in the following table are based on Table 4-4.

Table 4-38 Temperature sensor characteristics


Symbol	Parameter	Min	Typ	Max	Unit
$T_L^{(1)}$	Linearity of V_{SENSE} with respect to temperature	-	± 2	-	$^{\circ}\text{C}$
$Avg_Slope^{(1)}$	Average slope	-	3.9	-	mV/ $^{\circ}\text{C}$
$V_{25}^{(1)}$	Voltage at 25 $^{\circ}\text{C}$	-	1.3	-	V
$t_{START}^{(1)}$	Startup time	-	11	22	μs
$T_{S_temp}^{(1)(2)}$	ADC sampling time when reading the temperature	-	1.87	6.43	μs

1. Guaranteed by design and comprehensive evaluation, not tested in production.
2. The shortest sampling time is obtained through multiple loops in the application.

5 Package information


5.1 LQFP48

Figure 5-1 LQFP48 package outline




5.2 TQFP48

Figure 5-2 TQFP48 package outline




5.3 LQFP32

Figure 5-3 LQFP32 package outline




5.4 QFN32 (5mx5m)

Figure 5-4 QFN32 (5mx5m) package outline




5.5 QFN32 (4mx4m)

Figure 5-5 QFN32 (4mx4m) package outline




5.6 UFQFPN20

Figure 5-6 UFQFPN20 package outline




5.7 TSSOP20

Figure 5-7 TSSOP20 package outline



5.8 Screen printing instructions

Figure 5-8 Screen printing instructions



6 Version history

Date	Version	Remark
2021.2.1	V1.0	1. Modify some descriptions
2021.4.29	V1.1	2. Modify ADC and IO VOL parameters
2021.8.16	V1.2	3. Table 4 -32 Modify I2S parameters; 4. Section 2.17 ADC , delete division factor 3; 5. Table 2-1 Timer function comparison LPTIM, the number of capture/compare channels is changed to 2 ; 6. Add TQFP48 package information; 7. PA0 cannot be multiplexed to OSC_IN;
2022.3.3	V1.3	1. Modify the mode configuration table in Section 2.13 2. Modify the number of I2S pins in chapter 2.15 , and increase the main clock output function 3. Modify section 3.2. Modify LPUART mapping and add MCO mapping. 4. 4-37 in Section 4.3.20 , the linearity of V SENSE with respect to temperature, deleted the maximum value, and increased the typical value
2022.6.26	V 1.4	1. Chapter 2.11 LPTIM capture / compare channel to count changed to 0 2. Section 2.17 , ADC internal channel changed to 4 3. 4.3.6 , modify the figure 4-8 , in the figure f HSE is changed to fLSE 4. Section 4.3.1 , Table 4-1 , delete two notes 5. Section 2.17 , ADC uses PLL and AHB_CLK as the clock source, add the division factor 3 6. Section 4.3.11. Table 4-24 , the minimum value is changed to the maximum value 7. Section 4.3.13 , Figure 4-10 , the filter is at the back, the resistor is a fixed resistor 8. Section 4.3.10 , Table 4-22 , changed "Power Down / Shutdown" to "Deep Standby Mode" 9. Section 4.3.17 , Modify Table 4-33 10. Modified Section 4.1.6, Figure 4-3. VDDA is connected to a capacitor of 100nf+ 1uf 11. Table 4-1 , remove input voltage on 5V tolerant pins, remove original note 2

		<p>12. Table 4-2 , remove total injected current on all I/O and control pins, remove original note 2, Modify the injection current of NRST to 0/-5</p> <p>13. Section 4.3.5 , delete "Able to get results equivalent to Dhrystone 2.1 code"</p> <p>14. Section 4.3.11 , Modified standards to follow</p> <p>15. Added Figure 4-10 , IO port propagation delay graph</p> <p>16. Modify Table 4-29, change text to CH1 ~ CH4, note that text does not apply to basic timers</p> <p>17. Modify Table 4-30 , modify the capacitive load of each bus of I2C to 100pf</p> <p>18. Modify Figure 4-14 , MOSI and MISO are written inversely, and one output is written as input</p> <p>19. Modify Figure 2-1 , change FLASH to Main FLASH</p> <p>20. Section 2.24 , delete " can also be used to activate the bootloader with security function (Secure Bootloader) "</p> <p>21. Table 4-16 and Table 4-17, delete the description of load capacitance and drive current. and add the qualification $f_{out} = 20\text{MHz}$ to Table 4-16</p> <p>22. Modify Figure 4-8</p> <p>23. Table 4-18 , HSI electrical characteristics add duty cycle</p> <p>24. Table 4-28, delete Vol</p> <p>25. Section 4.1.1 and 4.1.2. Delete description about standard distribution</p> <p>26. Table 4-10. Add note "When ADC enabled, there is 1.1 mA current"</p> <p>27. Table 4-21, Modify maximum of PLL ready time to 20us</p> <p>28. Table 4-36, Add note2. Static power of reference input voltage source.</p> <p>29. Modify description about MCO in Key feature</p> <p>30. Table 4-31 , Modification slave input clock duty cycle, modification of data output access time constraints</p> <p>31. Section 2.4, Add LSI to drive RTC and IWDG</p> <p>32. Section 4.3.6. Table 4-14 and Table 4-15 add Bypass mode. Modify Figure 4-5 and Figure 4-6</p> <p>33. Modify Figure 4-16, the diagram of I2S master.</p>
2022.9.13	V1.5	<p>1. Table 4-6, modify max and min. Gear 0-5, max $\pm 100\text{mv}$, gear 6-10, max $\pm 120\text{mv}$, gear 11-15, max $\pm 160\text{mv}$.</p> <p>2. Section 2.11.6, modify IWDG 8-bits prescaler to 3-bit prescaler</p>

		<p>3. Key feature, delete programmable low voltage detection and reset、</p> <p>4. Section 2.18, delete(or both internal amplification and external filtering)</p> <p>5. Add 4.3.18, VREFP characteristics</p>
--	--	---

7 Notice

This document is the exclusive property of Nations Technologies Inc. (Hereinafter referred to as NATIONS). This document, and the product of NATIONS described herein (Hereinafter referred to as the Product) are owned by NATIONS under the laws and treaties of the People's Republic of China and other applicable jurisdictions worldwide.

NATIONS does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only.

NATIONS reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NATIONS and obtain the latest version of this document before placing orders.

Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document.

It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product.

NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage.

Any express or implied warranty with regard to this document or the Product, including, but not limited to, the warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law.

Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.