# **EC605: Computer Engineering**

### Lab 5: Single Cycle ARM Datapath

Group member: Xiaoyu An (anxiaoyu@bu.edu)

Yiming Miao (mym1031@bu.edu)

## 1. Waveform and Description


#### <1> Instruction Memory

Instruction memory will output the instructions depends on PC address.

400 ns	450 ns
7 00000000000000000	000000000000000000000000000000000000000
14000003	b4000085
000	000000000000000000000000000000000000000

#### <2> MUX\_2\_1\_5


This is a selection of instruction output. The inputs are instruction and Reg2Loc signal, and the output are ReadSelect1, ReadSelect2 and WriteSelect. To realize the MOVK instruction, the Rd should be selected and output at ReadData1 in order to keep [63:48] bit the same. So, the ReadSelect1 will choose Instruction [4:0] when the instruction is MOVK and will select Instruction [9:5] during other instruction.



#### <3> Register File


Register file contains 32 register and each size is 64 bits. It has five inputs, the read and write selection, the write data from data memory and a control signal WriteEnable. The write process is

driven by the clk and rst. Also has two outputs ReadData1and ReadData2.




### <4> MUX\_2\_1

This module is used for choosing the data that sent to ALU. It has four inputs ReadData1, ReadData2 from register file, extendAddr from sign extend and ALUSrc from control signal. And two output A and B that sent to A and B.



### <5> Main\_Control

This module is a control unit. The 10 control signals are depending on the first 11 bit of instruction to realize 9 instructions (Branch, And, Add...). The output of main control will be sent to each module as control signal. The control signal should be changed at the same time when instruction changed.



#### <6> Sign extend

This module done the sign extend part. There are five instruction should do the sign extend part, BRANCH, CBNZ, MOVK, LDUR and STUR. This part needs to extend the address or immediate number to 64 bits. And the tricky part is that the Branch and CBNZ instruction should realize the function that jump back in the address. So, the sign extend part should also consider the situation that when Instruction [20] is equal to one.



<7> ALU\_64

This module is an ALU. The inputs are two data source A and B, the three bits ALU opcode. Outputs are ALU\_Out and ZeroFlag. When receive the ALU\_Opcode, the ALU can do 8 kinds of calculations. To realize the instruction MOVK, which ALU\_Opcode is 111, the output of ALU should A[63:16] combined with B[15:0]. This will keep the first 48 bits of Rd not change and move the immediate number to the last 16 bits of Rd.



#### <8> Data memory

This module is data memory, which is controlled by the clk and rst signal. My data memory has 64 memory and each size is 64 bits. Data can be read any time which will be read to DMout when Addr, data\_mem or MemRead change. Data is written sequentially. And only can write at the positive edge of clk.

		l de la companya de							95, 421 ns						
Name	Value	g ns	20 ns	49 ns	1	63 ns	80 ns	1	103 ns	123 ns	140 ns	12	.63 ns	180 ns	
₩ clk	1														
↓ MemWrite	1			1 1											
↓ MemRead	1														
> W Addr[63:0]	00000000000000000000000000000000000000		00000000000000000000000000000000000000			00000000000000000000000000000000000000			00000000000000		χ	000000000000000000000000000000000000000			
> WriteData[63:0]	00000000000000002		000000000000000000000000000000000000000	х		000000000000000000000000000000000000000	32		0	000000000000006			030000300003000	37	
■ DMout[63:0]	00000000000000001e	2003220003200031						033300033001							
> W BITSIZE[31:0]	00000020							00000	0020						
> W REGSIZE[31:0]	00000040								0000040						
> W PERIOD[31:0]	0000000a							0000	00000005						

#### <9> MUX To Reg

The MUX\_To\_Reg will send the output to the register file. It will select between data memory output and ALU output depend on the control signal MemtoReg.


#### <10> ProgCounter

The PC counter will add address only at CBNZ and Branch instruction, in all other situation PC will directly add 1.



#### <11> Top Module

The Top\_Module will connect all the module. The PC is defined as a register and will add 1 at positive edge of clk. I use the Fib array in lab4 to test this file and got a correct answer!



## 2. Integrated Datapath and MOVK

In milestone 2, we designed the MOVK in a wrong way. Now we design it as follow. Because we cannot read and write at the same time. So, we add a multiplexer MUX\_2\_1\_5 to choose the instruction bit to select register. At MOVK instruction, ReadSelect1 will choose the Rd and read the data of Rd and output to another multiplexer MUX 2 1, this multiplexer will send Rd data to

Alu. At the same time the lowest 16 bit that need to move to Rd will go through sign extend. One of the ALU function will combine the highest 48 bits of Rd data and lowest 16 bits of sign extend and then the output of ALU will be written to register file. Our new block diagram will be attached at the end of lab report.

## 3. Milestone 2 Block Diagram

