
Prelab for Lab5

Xiaoyu Zhou, 1004081147

Part I

1.2. The schematic




3. Write the Verilog


```
module mux(SW, KEY, HEX0, HEX1);
                                                                                                                            .c(clearb),
       wire [7:0] Q;
                                                                                                                            .Q(Q[7])
      input [1:0] SW;
input [2:0] KEY;
output [6:0] HEX0;
output [6:0] HEX1;
                                                                                                                 assign in1 = enable & Q[7];
                                                                                                                 T_flipflop b(
                                                                                                                            .\dot{T}(in1),
           counter a(
                                                                                                                            .clock(clock),
                     .enable(SW[1]),
                                                                                                                            .c(clearb),
                     .clock(KEY[0]),
.clearb(SW[0]),
                                                                                                                            .Q(Q[6])
                      .Q(Q[7:0])
                                                                                                                 assign in 2 = in 1 & Q[6];
                                                                                                                 T_flipflop c(
.T(in2),
                     .in2(Q[3]),
.in3(Q[2]),
.in4(Q[1]),
.in5(Q[0]),
.o2(HEX0[0]),
                                                                                                                            .clock(clock),
                                                                                                                            .c(clearb),
                                                                                                                            .Q(Q[5])
                     .o3(HEX0[1]),
.o4(HEX0[2]),
                                                                                                                 assign in 3 = \text{in} 2 \& Q[5];
                     .o5(HEX0[3]),
.o6(HEX0[4]),
.o7(HEX0[5]),
                                                                                                                 T_flipflop d(
.T(in3),
                      .08(HEX0[6])
                                                                                                                            .clock(clock),
                                                                                                                            .c(clearb),
                                                                                                                            .Q(Q[4])
          hex u1(
                    ( .in2(Q[7]), .in3(Q[6]), .in4(Q[5]), .in5(Q[4]), .o2(HEX1[0]), .o3(HEX1[1]), .o4(HEX1[2]), .o5(HEX1[3]), .o6(HEX1[4]), .o7(HEX1[5]), .o8(HEX1[6])
                                                                                                                 assign in4 = in3 & Q[4];
                                                                                                                 T_flipflop e(
.T(in4),
                                                                                                                            .clock(clock),
                                                                                                                            .c(clearb),
                                                                                                                            .Q(Q[3])
                                                                                                                 assign in 5 = \text{in} 4 \& Q[3];
                      .08(HEX1[6])
                                                                                                                 T_flipflop f(
.T(in5),
endmodule
                                                                                                                            .clock(clock),
module counter(enable, clock, clearb, Q);
                                                                                                                            .c(clearb),
      input enable;
                                                                                                                            .Q(Q[2])
           input clock;
          input clearb;
      output [7:0] Q;
                                                                                                                 assign in 6 = in 5 \& Q[2];
           wire in1, in2, in3, in4, in5, in6, in7, in8;
                                                                                                                 T_flipflop g(
.T(in6),
          T_flipflop a(
.T(enable),
                                                                                                                            .clock(clock),
                                                                                                                            .c(clearb),
                     .clock(clock),
                                                                                                                            .Q(Q[1])
```

```
.c1(in4),
                     );
                                                                                                                   .c0(in5),
           assign in 7 = in 6 & Q[1];
                                                                                                                   .out4(o5)
                                                                                                                   );
          T_flipflop h(
.T(in7),
                                                                                                            hex4 u5(
                     .clock(clock),
                                                                                                                   .c3(in2),
                      .c(clearb),
                                                                                                                   .c2(in3),
                      .\dot{Q}(Q[0])
                                                                                                                          .c1(in4),
                                                                                                                   .c0(in5),
endmodule
                                                                                                                   .out5(o6)
                                                                                                                  );
\label{eq:module T_flipflop(T, clock, c, Q); parameter N = 1;} \\ \text{module T_flipflop(T, clock, c, Q);}
                                                                                                            hex5 u6(
       input T;
                                                                                                                  .c3(in2),
           input [N-1:0] clock;
                                                                                                                  .c2(in3),
           input [N-1:0] c;
                                                                                                                          .c1(in4),
                                                                                                                   .c0(in5),
          output Q;
           wire connect;
                                                                                                                   .out6(o7)
                                                                                                                  ):
           assign connect = T \wedge Q;
                                                                                                            hex6 u7(
           D_flipflop dd(
                                                                                                                  .c3(in2),
                      .d(connect),
                                                                                                                   .c2(in3),
                                                                                                                   .c1(in4),
.c0(in5),
                     .clock(clock),
                      .reset_n(c),
                     .q(Q)
                                                                                                                   .out7(08)
endmodule
                                                                                                     endmodule
                                                                                                     module hex0(c3, c2, c1, c0, out1);
input c3; //selected when s is 0
input c2; //selected when s is 1
input c1; //select signal
\label{eq:module D_flipflop(d, clock, reset_n, q); parameter N = 1;} \\ \text{module D_flipflop(d, clock, reset_n, q);}
       input d;
          input [N-1:0] clock;
input [N-1:0] reset_n;
                                                                                                                input c0;
          output q;
                                                                                                            output out1; //output
          reg q;
                                                                                                     assign out1 = \simc3 & c2 & \simc1 & \simc0 | c3 & c2 & \simc1 & c0 | c3 & \simc2 & c1 & c0 | \simc3 & \simc2 & \simc1 & c0;
           always @(posedge clock, negedge reset_n)
          begin
                 if (reset_n == 1'b0)
                                                                                                     endmodule
                        q \stackrel{-}{\leqslant} 0;
                  else
                                                                                                     module hex1(c3, c2, c1, c0, out2);
                                                                                                            input c3; //selected when s is 0
input c2; //selected when s is 1
input c1; //select signal
                         q \mathrel{<=} d;
          end
endmodule
                                                                                                               input c0;
module hex(in2, in3, in4, in5, o2, o3, o4, o5, o6, o7, o8);
                                                                                                            output out2; //output
       input in2;
          input in3;
                                                                                                            assign out2 = c2 & c1 & ~c0 | c3 & c1 & c0 | ~c3 & c2 & ~c1
           input in4;
                                                                                                     & c0 | c3 & c2 & ~c0;
       input in5;
output o2;
                                                                                                     endmodule
           output o3;
           output o4;
                                                                                                     module hex2(c3, c2, c1, c0, out3);
                                                                                                            input c3; //selected when s is 0
input c2; //selected when s is 1
input c1; //select signal
           output o5;
           output o6;
           output o7;
                                                                                                               input c0;
           output o8;
                                                                                                            output out3; //output
       hex0 u1(
             .c3(in2),
                                                                                                            assign out3 = ~c3 & ~c2 & c1 & ~c0 | c3 & c2 & c1 | c3 & c2
              .c2(in3),
                     .c1(in4),
              .c0(in5),
                                                                                                     endmodule
              .out1(o2)
                                                                                                     module hex3(c3, c2, c1, c0, out4);
             ):
                                                                                                            input c3; //selected when s is 0 input c2; //selected when s is 1
       hex1 u2(
             .c3(in2),
                                                                                                            input c1; //select signal
              .c2(in3),
                                                                                                               input c0;
             .c1(in4),
.c0(in5),
                                                                                                            output out4; //output
                                                                                                     assign out
4 = ~c3 & c2 & ~c1 & ~c0 | ~c2 & ~c1 & c0 | c2 & c1 & c0 | c3 & ~c2 & c1 & ~c0;
              .out2(o3)
             );
           hex2 u3(
                                                                                                     endmodule
              .c3(in2),
                                                                                                     module hex4(c3, c2, c1, c0, out5);
input c3; //selected when s is 0
input c2; //selected when s is 1
input c1; //select signal
             .c2(in3),
.c1(in4),
.c0(in5),
              .out3(o4)
                                                                                                               input c0;
                                                                                                            output out5; //output
       hex3 u4(
              .c3(in2),
                                                                                                            assign out5 = \simc3 & c2 & \simc1 | \simc2 & \simc1 & c0 | \simc3 & c0;
              .c2(in3),
```

4. Simulate first.



5. Simulate second time, with connect to the switches.




6.(1) The percentage of FPGA logic resources are used is less than 1%.

```
Quartus Prime Version
                               18.0.0 Build 614 04/24/2018 SJ Lite Edition
Revision Name
                               mux
Top-level Entity Name
                               mux
Family
                               Cyclone V
Device
                               5CSEMA5F31C6
Timing Models
                               Final
Logic utilization (in ALMs)
                               13 / 32,070 ( < 1 % )
Total registers
Total pins
                               19 / 457 (4%)
Total virtual pins
Total block memory bits
                               0 / 4,065,280 (0%)
Total RAM Blocks
                               0/397(0%)
Total DSP Blocks
                               0/87(0%)
Total HSSI RX PCSs
Total HSSI PMA RX Deserializers
Total HSSI TX PCSs
Total HSSI PMA TX Serializers
Total PLLs
                               0/6(0%)
Total DLLs
                               0/4(0%)
```

(2) The maximum clock frequency, F_{max} is 621.89 MHz..

	Fmax	Restricted Fmax	Clock Name	Note
1	654.02 MHz	621.89 MHz	KEY[0]	limit due to low minimum pulse width violation (tcl)

7. The schematic of RTL viewer looks much more complex. And it puts all T-flipflops together instead of putting them in order.



Part II

Q1: In this implementation, q is declared as a 4-bit value, which makes this a 4-bit counter.

The check for the maximum value is not necessary in the example above. Why?

A: Since the range of this implementation is from 0 to F, which is also the range for the 4-bits.

Q2: If you wanted this 4-bit counter to count from 0-9, what would you change?

A: Change the if statement 'q == 4'b1111' into 'q == 4'b1001'.


Q3: Full speed means that the display flashes at the rate of the 50 MHz clock provided on the DE1-SoC board. At this speed, what do you expect to see on the display?

A: The period will be 20ns. So, the flashes will be the same as the clock changes.

Q4: How large a counter is required to count 50 million clock cycles? A: 50 million.

Q5: How many bits would you need to represent such a value? A: 25 bits

1. Draw a schematic.




2. Write a Verilog module.

```
module mux(SW, KEY, CLOCK_50, HEX0);
                                                                                               .o6(HEX0[4]),
     input [1:0] SW;
input [2:0] KEY;
input CLOCK_50;
                                                                                               .o7(HEX0[5]),
.o8(HEX0[6])
        output [6:0] HEX0;
                                                                              endmodule
        wire connect;
        wire [3:0] Q;
                                                                              module RateDivider(m, n, clock, out);
        RateDivider a(
.m(SW[1]),
                                                                                   parameter N = 28; input m, n;
                n(SW[0]),
                                                                                       input clock;
                .clock(CLOCK_50),
                                                                                       output out;
                .out(connect)
                                                                                       reg [N-1:0] count;
                                                                                       reg out;
        DisplayCounter b(
                                                                                       always @(posedge clock)
                .enable(connect).
                                                                                       begin
                                                                                               if (m == 0)
                .reset_n(KEY[0]).
                .clock2(CLOCK_50),
                .q(Q[3:0])
                                                                                                          if (n == 0)
                                                                                                                 assign count = clock;
                                                                                                          else if (n = 1)
        hex u0(
                                                                                                                 begin
                .in2(Q[3]),
                                                                                                                        if (count ==
                .in3(Q[2]),
                                                                              28'b0010111111010111110000011111111)
                                                                                                                               count <= 0;
                .in4(Q[1]),
                .in5(Q[0]),
                .o2(HEX0[0]),
.o3(HEX0[1]),
                                                                                                                               count <= count +
                                                                              1'b1;
                .o4(HEX0[2]),
                                                                                                                 end
                .o5(HEX0[3]),
                                                                                                   end
```

```
.c2(in3),
                                                                                                      .c1(in4),
.c0(in5),
                    else if (m == 1)
                         begin
                                      if (n == 0)
                                                                                                      .out3(o4)
                                                       begin
                                                                                                      );
                                                                 if (count ==
28'b0101111101011110000011111111)
                                                                                                hex3 u4(
                                                                                                      .c3(in2),
                                                                           count
<= 0;
                                                                                                      .c2(in3),
                                                                 else
                                                                                                             .c1(in4),
                                                                                                      .c0(in5),
.out4(o5)
                                                                           count
\leq= count + 1'b1:
                                                                                                      ):
                                                        end
                                                                                                hex4 u5(
                                           else if (n == 1)
                                                                                                      .c3(in2),
                                                        begin
                                                                                                      .c2(in3),
                                                                                                      .c1(in4),
.c0(in5),
                                                                 if (count ==
28'b101111101011111000001111111111)
                                                                           count
                                                                                                      .out5(o6)
                                                                 else
                                                                           count
                                                                                                hex5 u6(
                                                                                                      .c3(in2),
<= count + 1'b1;
                                                        end
                                                                                                      .c2(in3),
                                                                                                      .c1(in4),
.c0(in5),
                                 end
                  if (count == 0)
                                                                                                      .out6(o7)
                               out <= 1;
                   else
                                                                                                hex6 u7(
.c3(in2),
                               out \leq 0:
         end
                                                                                                      .c2(in3),
endmodule
                                                                                                             .c1(in4),
                                                                                                      .c0(in5),
module DisplayCounter(enable, reset_n, clock2, q);
                                                                                                      .out7(08)
      parameter k = 4;
      input enable, reset_n, clock2;
output [k-1:0] q;
                                                                                          endmodule
                                                                                          module hex0(c3, c2, c1, c0, out1);
input c3; //selected when s is 0
input c2; //selected when s is 1
      reg [k-1:0] q;
      always @(posedge clock2)
                                                                                                input c1; //select signal
      begin
            if (reset_n == 1'b0)
                                                                                                   input c0;
                                                                                                output out1; //output
                  q <= 0;
else if (enable == 1'b1)
                                                                                                assign out1 = \simc3 & c2 & \simc1 & \simc0 | c3 & c2 & \simc1 & c0 |
                        begin
                               if (q == 4'b1111)
                                                                                          c3 & ~c2 & c1 & c0 | ~c3 & ~c2 & ~c1 & c0;
                                           q <= 0;
                                         else
                                                                                          endmodule
                                            q \le q + 1b1;
                                                                                          module hex1(c3, c2, c1, c0, out2);
input c3; //selected when s is 0
input c2; //selected when s is 1
input c1; //select signal
                               end
         end
endmodule
                                                                                                   input c0;
module hex(in2, in3, in4, in5, o2, o3, o4, o5, o6, o7, o8);
                                                                                                output out2; //output
      input in2;
                                                                                          assign out2 = c2 & c1 & ~c0 | c3 & c1 & c0 | ~c3 & c2 & ~c1 & c0 | % c3 & c2 & ~c1 & c0 | c3 & c2 & ~c0;
         input in3;
         input in4; input in5;
      output o2;
                                                                                          endmodule
         output o3;
          output o4;
                                                                                          module hex2(c3, c2, c1, c0, out3);
                                                                                                input c3; //selected when s is 0 input c2; //selected when s is 1 input c1; //select signal
         output o5;
         output o6;
         output o7:
         output o8;
                                                                                                   input c0;
                                                                                                output out3; //output
      hex0 u1(
            .c3(in2),
                                                                                                assign out3 = ~c3 & ~c2 & c1 & ~c0 | c3 & c2 & c1 | c3 & c2
                                                                                          & ~c0;
            .c2(in3)
            .c1(in4),
.c0(in5),
                                                                                          endmodule
            .out1(o2)
                                                                                          module hex3(c3, c2, c1, c0, out4);
                                                                                                input c3; //selected when s is 0
input c2; //selected when s is 1
input c1; //select signal
input c0;
      hex1 u2(
.c3(in2),
.c2(in3),
                  .c1(in4),
                                                                                                output out4; //output
            .c0(in5),
                                                                                                assign out4 = ~c3 & c2 & ~c1 & ~c0 | ~c2 & ~c1 & c0 | c2 &
            .out2(o3)
            );
                                                                                          c1 & c0 | c3 & ~c2 & c1 & ~c0;
         hex2 u3(
                                                                                          endmodule
            .c3(in2),
```

3. Simulation.




Part III

1. Use Table 1 to determine your code and bit-width.

Letter	Pattern Representation		
	(pattern length is 11 bits)		
A	10111000000		
В	11101010100		
С	11101011101		
D	11101010000		
Е	1000000000		
F	10101110100		
G	11101110100		

H 10101010000

2. Draw a schematic.



3. Write a Verilog module.

```
module mux(SW, KEY, CLOCK_50, LEDR);
                                                                                               output L;
     input [2:0] SW;
input [2:0] KEY;
input CLOCK_50;
                                                                                                   wire [s-1:0] q;
                                                                                               always @(posedge clock2, posedge reset_n)
                                                                                               begin if (reset_n == 1'b0)
         output [1:0] LEDR;
         wire connect;
         wire [11:0] Q;
                                                                                                            q \le 0;
else if (start == 1'b1)
                                                                                                            q \le 0;
else if (enable == 1'b1)
         RateDivider a(
                   .clock(CLOCK_50),
                                                                                                                  begin
                                                                                                                        if (q == 4'b1111)
                   .out(connect)
                                                                                                                                   q \le 0; else
                  );
         DisplayCounter b(
                                                                                                                                     q \le q + 1b1;
                  .enable(connect),
                   .reset_n(KEY[0]),
                                                                                                   end
                   .in(q[\overline{1}1:0]),
                  .start(KEY[1]0,
.clock2(CLOCK_50),
.L(LEDR[0])
                                                                                               always @(posedge clock2, posedge reset_n)
                                                                                                   begin
                                                                                                       case(q)
4'b0000: L = 0;
                  );
                                                                                                                 4'b0001: L = in[10];
4'b0010: L = in[9];
         LUT c(
               c(
.m(SW[2]),
.n(SW[1]),
.o(SW[0]),
.outt(Q[11:0])
                                                                                                                 4'b0011: L = in[8];
4'b0100: L = in[7];
4'b0101: L = in[6];
                                                                                                                  4'b0110: L = in[5];
                                                                                                                  4'b0111: L = in[4];
                                                                                                                  4'b1000: L = in[3];
                                                                                                                 4'b1001: L = in[2];
4'b1010: L = in[1];
4'b1011: L = in[0];
endmodule
module RateDivider(clock, out);
                                                                                                                 default \ L=0
     parameter N = 25;
                                                                                                         endcase
         input clock;
                                                                                                   end
         output out;
reg [N-1:0] count;
                                                                                         endmodule
         reg out;
                                                                                         \begin{array}{c} \text{module LUT(m, n, o, outt);} \\ \text{parameter a} = 11; \end{array}
         always @(posedge clock)
                                                                                                   input m, n, o;
         begin
                 if (count == 25'b1011111010111100001000000)
                                                                                                   output [a-1:0] outt;
                           count \le 0;
                                                                                                   always @(*)
                           count \le count + 1'b1;
                                                                                                   begin
                                                                                                         case(in1)
                                                                                                                  3'b000: outt = 11'b10111000000;
                 if (count == 0)
                           out \leq 1;
                                                                                                                  3'b001: outt = 11'b11101010100;
         else
                                                                                                                  3'b010: outt = 11'b11101011101
                           out <= 0;
                                                                                                                  3'b011: outt = 11'b11101010000;
                                                                                                                  3'b100: outt = 11'b10000000000;
         end
                                                                                                                 3'b101: outt = 11'b10101110100;
3'b110: outt = 11'b111011110100;
endmodule
                                                                                                                  3'b111: outt = 11'b10101010000;
module ShiftRegister(enable, reset_n, in, start, clock2, L);
                                                                                                                  default: out1 = 11'b0000_0000_000;
     parameter k = 11;
parameter s = 3;
                                                                                                      endcase
                                                                                                   end
     input enable, reset_n, start, clock2;
input [k-1:0] in;
                                                                                         endmodule
```