
Prelab for Lab4

Xiaoyu Zhou, 1004081147

Part I

1. Draw a schematic of the gated D latch using interconnected 7400-series chips draw a schematic of the gated D latch using interconnected 7400-series chips.



CHIPS USED:

C1 - 74LS04

C2 - 74LS00

CONNCETED TO ALL CHIPS:

PIN#7 - Gnd

PIN#14 – Vcc

4. Are there any input combinations of Clk and D that should NOT be the first you test?

No, we can use all the inputs since PIN#1 and PIN#5 will never be the same because they are D and D'. Thus, PIN#8 and PIN#12, which are the two inputs of the latch, will never be 0s at the same time. So, we don't have to avoid any inputs.


Part II

1. Verilog.

```
parameter Narrow = 4;
                                                                                                                                                                                   assign HEX3[6] = 1;
parameter Narrow = 4;
wire [Narrow-1:0] outt;
input [9:0] SW;
input [2:0] KEY;
output [9:0] LEDR;
output [6:0] HEX0;
output [6:0] HEX1;
output [6:0] HEX2;
output [6:0] HEX3;
output [6:0] HEX4;
output [6:0] HEX5;
                                                                                                                                                                                  assign HEX3[5] = 1;
assign HEX3[5] = 1;
assign HEX3[4] = 1;
assign HEX3[3] = 1;
assign HEX3[1] = 1;
                                                                                                                                                                                   assign HEX3[0] = 1;
                                                                                                                                                                 endmodule
                                                                                                                                                                \begin{array}{c} module \ D\_flipflop(d, clock, reset\_n, \, q); \\ parameter \ Narrow = 4; \\ parameter \ N = 1; \end{array}
        output [6:0] HEX5;
        trans u1(
                                                                                                                                                                             input [Narrow-1:0] d;
             .A(SW[3:0]),
                                                                                                                                                                                  input [N-1:0] clock;
input [N-1:0] reset_n;
             .B(outt),
             .B(outt),
.in1(SW[7:5]),
.out1(LEDR[7:0])
                                                                                                                                                                                   output [Narrow-1:0] q;
                                                                                                                                                                                   reg [Narrow-1:0] q;
            );
                                                                                                                                                                                   always @(posedge clock)
        D_flipflop a(
                                                                                                                                                                                   begin
                         .d(LEDR[3:0]),
.clock(KEY[0]),
.reset_n(SW[9]),
                                                                                                                                                                                               if (reset_n == 1'b0)
                                                                                                                                                                                              \begin{array}{c} \text{set\_n} = \\ q \le 0; \\ \text{else} \end{array}
                                                                                                                                                                                                          q \le d;
                          .q(outt)
                                                                                                                                                                                   end
                                                                                                                                                                 endmodule
       hex u2(
                         .in2(LEDR[3]),
.in3(LEDR[2]),
.in4(LEDR[1]),
.in5(LEDR[0]),
.o2(HEX4[0]),
.o3(HEX4[1]),
                                                                                                                                                                module trans(A, B, in1, out1);
parameter Width = 8;
                                                                                                                                                                            parameter Narrow = 4;
parameter W = 3;
input [Narrow-1:0] A;
                                                                                                                                                                            input [Narrow-1:0] A;
input [Narrow-1:0] B;
input [W-1:0] in1;
output [Width-1:0]out1;
reg [Width-1:0]out1;
                         .o4(HEX4[2]),
.o5(HEX4[3]),
                         .06(HEX4[4]),
.07(HEX4[5]),
.08(HEX4[6])
                                                                                                                                                                                   wire c_out1, c_out2;
wire [Narrow-1:0] s_out1;
wire [Narrow-1:0] s_out2;
                                                                                                                                                                                   adder b1(
                         (in2(LEDR[7]),
in3(LEDR[6]),
in4(LEDR[5]),
in5(LEDR[4]),
o2(HEX5[0]),
o3(HEX5[1]),
o4(HEX5[2]),
o6(HEX5[3]),
                                                                                                                                                                                              .a(A),
                                                                                                                                                                                                    .b(B),
.c(1'b0),
                                                                                                                                                                                                     .outc(c_out1),
.outs(s_out1)
                                                                                                                                                                                                     );
                                                                                                                                                                                   adder b2(
                         .o6(HEX5[4]),
.o7(HEX5[5]),
.o8(HEX5[6])
                                                                                                                                                                                              .a(A),
.b(4'b0001),
                                                                                                                                                                                                    .c(1'b0),
.outc(c_out2),
                                                                                                                                                                                                     .outs(s_out2)
                         .in2(SW[3]),
.in3(SW[2]),
.in4(SW[1]),
.in5(SW[0]),
.o2(HEX0[0]),
.o3(HEX0[0]),
                                                                                                                                                                                   always @(*)
                                                                                                                                                                                   begin
                                                                                                                                                                                               case(in1)
                                                                                                                                                                                                             \begin{array}{l} \text{(n1)} \\ 3'\text{b000: out1} = A*B; \\ 3'\text{b001: out1} = \{A \mid B, A \land B\}; \\ 3'\text{b010: out1} = \{c \mid \text{out1, s} \mid \text{out1}\}; \\ 3'\text{b011: out1} = A + B; \\ 3'\text{b100: out1} = \{c \mid \text{out2, s} \mid \text{out2}\}; \\ 3'\text{b101: out1} = |A \mid |B; \\ 3'\text{b110: out1} = B << A; \\ 3'\text{b111: out1} = B >> A; \\ \text{default: out1} = 8'\text{b0000} \mid \text{0000}; \\ \end{array}
                         .04(HEX0[2]),
.05(HEX0[3]),
.06(HEX0[4]),
.07(HEX0[5]),
.08(HEX0[6])
                                                                                                                                                                                        endcase
                                                                                                                                                                                   end
       assign HEX1[6] = 1;
assign HEX1[5] = 1;
                                                                                                                                                                 endmodule
        assign HEX1[4] = 1;
                                                                                                                                                                module adder(a, b, c, outc, outs);
parameter Narrow = 4;
input [Narrow-1:0] a;
       assign HEX1[3] = 1;
assign HEX1[2] = 1;
assign HEX1[1] = 1;
                                                                                                                                                                                   input [Narrow-1:0] b;
        assign HEX1[0] = 1;
                                                                                                                                                                                   input c;
                                                                                                                                                                             output outc;
                                                                                                                                                                                   output [Narrow-1:0] outs;
        assign HEX2[6] = 1;
       assign HEX2[5] = 1;
assign HEX2[4] = 1;
assign HEX2[3] = 1;
                                                                                                                                                                                   wire connect1, connect2, connect3;
                                                                                                                                                                             full adder e(
                                                                                                                                                                                       .A(a[0]),
.B(b[0]),
       assign HEX2[2] = 1;
assign HEX2[1] = 1;
        assign HEX2[0] = 1;
                                                                                                                                                                                                      .cin(c),
.S(outs[0]),
```

```
.cout(connect1)
                                                                                                               .c2(in3),
                                                                                                               .c1(in4),
.c0(in5),
             );
      full_adder f(
                                                                                                               .out5(06)
             .A(a[1]),
.B(b[1]),
.cin(connect1),
                                                                                                               );
                                                                                                        hex5 u6(
                     .S(outs[1]),
                                                                                                              .c3(in2),
                     .cout(connect2)
                                                                                                               .c2(in3),
             );
                                                                                                                      .c1(in4),
                                                                                                               .c0(in5),
.out6(o7)
        full_adder_g(
             ):
                                                                                                        hex6 u7(
                     .S(outs[2]),
                                                                                                              .c3(in2),
                     .cout(connect3)
                                                                                                               .c2(in3),
                                                                                                               .c1(in4),
.c0(in5),
.out7(o8)
             );
            full adder h(
            .A(a[3]),
.B(b[3]),
                                                                                                 endmodule
                    .cin(connect3),
                                                                                                 module\ hex0(c3,\,c2,\,c1,\,c0,\,out1);
                     .S(outs[3]),
                                                                                                       input c3; //selected when s is 0 input c2; //selected when s is 1 input c1; //select signal
                     .cout(outc)
endmodule
                                                                                                           input c0;
module full_adder(A, B, cin, S, cout);
                                                                                                        output out1; //output
      input A;
                                                                                                 assign out1 = ~c3 & c2 & ~c1 & ~c0 | c3 & c2 & ~c1 & c0 | c3 & ~c2 & ~c1 & c0 |
      input B;
          input cin;
      output S;
                                                                                                 endmodule
          output cout;
      assign cout = A&B | A&cin | B&cin;
                                                                                                 module hex1(c3, c2, c1, c0, out2);
                                                                                                        input c3; //selected when s is 0 input c2; //selected when s is 1 input c1; //select signal
          assign S = A \wedge B \wedge cin;
endmodule
                                                                                                           input c0;
                                                                                                        output out2; //output
module hex(in2, in3, in4, in5, o2, o3, o4, o5, o6, o7, o8);
      input in2;
          input in3;
                                                                                                        assign out2 = c2 & c1 & \simc0 | c3 & c1 & c0 | \simc3 & c2 & \simc1
          input in4;
                                                                                                 & c0 | c3 & c2 & ~c0;
          input in5;
                                                                                                 endmodule
      output o2;
          output o3;
                                                                                                 module hex2(c3, c2, c1, c0, out3);
input c3; //selected when s is 0
input c2; //selected when s is 1
input c1; //select signal
          output o4;
          output o5;
          output o6;
          output o7;
                                                                                                           input c0;
          output o8;
                                                                                                        output out3; //output
      hex0 u1(
             .c3(in2),
                                                                                                        assign out3 = \simc3 & \simc2 & c1 & \simc0 | c3 & c2 & c1 | c3 & c2
             .c2(in3),
                                                                                                 & ~c0;
                    .c1(in4),
             .c0(in5),
.out1(o2)
                                                                                                 endmodule
                                                                                                 module hex3(c3, c2, c1, c0, out4);
input c3; //selected when s is 0
input c2; //selected when s is 1
             );
      hex1 u2(
             .c3(in2),
                                                                                                        input c1; //select signal
             .c2(in3),
                                                                                                           input c0;
            .c1(in4),
.c0(in5),
.out2(o3)
                                                                                                        output out4; //output
                                                                                                 assign out
4 = ~c3 & c2 & ~c1 & ~c0 | ~c2 & ~c1 & c0 | c2 & c1 & c0 | c3 & ~c2 & c1 & ~c0;
          hex2 u3(
                                                                                                 endmodule
             .c3(in2),
                                                                                                 module hex4(c3, c2, c1, c0, out5);
input c3; //selected when s is 0
input c2; //selected when s is 1
             .c2(in3),
.c1(in4),
.c0(in5),
             .out3(o4)
                                                                                                        input c1; //select signal
                                                                                                           input c0;
                                                                                                        output out5; //output
      hex3 u4(
.c3(in2),
.c2(in3),
                                                                                                        assign out5 = \simc3 & c2 & \simc1 | \simc2 & \simc1 & c0 | \simc3 & c0;
             .c1(in4),
.c0(in5),
.out4(o5)
                                                                                                 endmodule
                                                                                                 module hex5(c3, c2, c1, c0, out6);
                                                                                                        input c3; //selected when s is 0 input c2; //selected when s is 1 input c1; //select signal
             );
      hex4 u5(
                                                                                                            input c0;
             .c3(in2),
```

2. Simulation.




(this is just a part of all the simulation)

Part III

1. What is the behaviour of the 8-bit shift register shown in Figure 6 when $Load_n = 1$ and ShiftRight = 0?

The output of last time will be the new input, so there would be a recursion that the inout and the output will keep same until *Load n* or *ShiftRight* change.

2. Draw a schematic.



3.4. Write a Verilog.

```
module mux(LEDR, SW, KEY);
input [9:0] SW;
input [3:0] KEY;
               output [9:0] LEDR;
               wire getout1, getout2, getout3, getout4, getout5, getout6, getout7, getout8;
               mux2to1 M1(
                        .x(1'b0),
.y(LEDR[7]),
                             .s(KEY[3]),
.m(getout1)
              ShifterBit B1(
.load_val(SW[7]),
.in(getout1),
.shift(KEY[2]),
.load_n(KEY[1]),
.clk(KEY[0]),
.reset_n(SW[9]),
.out(getout2)
);
               assign LEDR[7] = getout2;
               ShifterBit B2(
.load_val(SW[6]),
.in(getout2),
.shift(KEY[2]),
                             .load_n(KEY[1]),
.clk(KEY[0]),
.reset_n(SW[9]),
                             .out(getout3)
               assign LEDR[6] = getout3;
               ShifterBit B3(
                        terBit B3(
.load_val(SW[5]),
.in(getout3),
.shift(KEY[2]),
.load_n(KEY[1]),
.clk(KEY[0]),
.reset_n(SW[9]),
out(getout4)
                              .out(getout4)
               assign LEDR[5] = getout4;
               ShifterBit B4(
                       terBit B4(
.load_val(SW[4]),
.in(getout4),
.shift(KEY[2]),
.load_n(KEY[1]),
.clk(KEY[0]),
.reset_n(SW[9]),
                              .out(getout5)
                             );
               assign LEDR[4] = getout5;
               ShifterBit B5(
                        .load_val(SW[3]),
.in(getout5),
                             .in(getouts),
.shift(KEY[2]),
.load_n(KEY[1]),
.clk(KEY[0]),
.reset_n(SW[9]),
                              .out(getout6)
               assign LEDR[3] = getout6;
               ShifterBit B6(
.load_val(SW[2]),
.in(getout6),
                             .shift(KEY[2]),
.load_n(KEY[1]),
.clk(KEY[0]),
.reset_n(SW[9]),
.out(getout7)
                             );
```

```
assign LEDR[2] = getout7;
              ShifterBit B7(
.load_val(SW[1]),
                           .in(getout7),
.shift(KEY[2]),
.load_n(KEY[1]),
.clk(KEY[0]),
.reset_n(SW[9]),
                           .out(getout8)
              assign LEDR[1] = getout8;
              ShifterBit B8(
.load_val(SW[0]),
.in(getout8),
.shift(KEY[2]),
.load_n(KEY[1]),
.clk(KEY[0]),
.reset_n(SW[9]),
.out(LEDR[0])
);
endmodule
module ShifterBit(load_val, in, shift, load_n, clk, reset_n, out); input load_val, in, shift, load_n, clk, reset_n;
              output out;
              wire connect1, connect2;
              mux2to1 M2(
                      .x(out),
.y(in),
.s(shift),
                            .m(connect1)
              .m(connect2)
              D_flipflop D1(
                       .d(connect2),
                           .clock(clk),
                           .reset_n(reset_n),
                           .q(out)
);
endmodule
module mux2to1(x, y, s, m);
input x; //selected when s is 0
         input y; //selected when s is 1 input s; //select signal
         output m; //output
\underset{end module}{\text{assign } m = s \ \& \ y \mid \sim s \ \& \ x;}
\label{eq:module D_flipflop(d, clock, reset_n, q);} \\ parameter N = 1; \\ input [N-1:0] d; \\ input [N-1:0] clock; \\ input [N-1:0] reset_n; \\ output [N-1:0] q; \\ reg [N-1:0] q; \\ \end{cases}
              always @(posedge clock)
              begin

if (reset_n == 1'b0)

q \le 0;

else
                               q \leq d;
              end
endmodule
```

5. Simulation.

