
线程层级图
memref
AllocaOp
[2, 4]
Reg(acc_s)
for bk=0 to 16
for i=0 to 2
affine
LoadOp
StoreOp
{k+bk,map1(tid,i)}
SM(Q)
[k:k+16, 32]
Reg(Q)
[2]
for (i,j)=(0,0) to (2,4)
affine
LoadOp
{i}
affine
LoadOp
{i,j}
arith
AddfOp
for i=0 to 4
affine
LoadOp
StoreOp
{bk,map2(tid,i)}
SM(K)
[16, 32]
[4]
Reg(K)
affine
LoadOp
{j}
arith
MulfOp
affine
StoreOp
{i,j}
Reg(acc_s)
[2, 4]
memref
AllocaOp
threadIdx: tid = 128
threadIdx: tid = 128
for i=0 to 2
{k+bk,map1(tid,i)}
{bk%2,i}
affine
LoadOp
StoreOp
for bk=1 to 16
线程层级图
[2, 4]
Reg(acc_s)
for i=0 to 2
affine
LoadOp
StoreOp
{bk,map1(tid,i)}
{0,i}
SM(Q)
[k:k+16, 32]
Reg(Q)
[2, 2]
for (i,j)=(0,0) to (2,4)
affine
LoadOp
{(bk+1)%2,i}
affine
LoadOp
{i,j}
arith
AddfOp
affine
LoadOp
{1,i}
affine
LoadOp
{i,j}
arith
AddfOp
for i=0 to 4
affine
LoadOp
StoreOp
{bk,map2(tid,i)}
{0,i}
SM(K)
[16, 32]
[2, 4]
Reg(K)
{(bk+1)%2,j}
affine
LoadOp
arith
MulfOp
affine
StoreOp
{i,j}
Reg(acc_s)
[2, 4]
{1,j}
affine
LoadOp
arith
MulfOp
affine
StoreOp
{i,j}
Reg(acc_s)
[2, 4]
affine
LoadOp
StoreOp
{bk,map2(tid,i)}
{bk%2,i}
for i=0 to 4
Prologue
Main Loop
Epilogue