TABLE OF CONTENTS

PAGE	DESCRIPTIONS		
1	Table of Contents and Revision History		
2	Board Block Diagram		
3	FPGA Bank0 & 503 Configuration		
4	FPGA Bank 500 ~ 502		
5	FPGA Bank 504 505 FPGA Bank 43 44 45 46		
6			
7	FPGA Bank 65 66		
8	FPGA Bank 64 224		
9	FPGA Power Bank		
10	FPGA GND Bank & I2C MUX		
11	DDR4 64b 1/2		
12	DDR4 64b 2/2		
13	USB-UART + USB JTAG		
14	USB Composite device		
15	2-Stacked USB 3.0 HUB		
16	Mini Display port		
17	HDMI TX Port		
18	HDMI RX Port		
19	Audio Codec		
20	WIFI+BT & CSI & Dual PMOD		
21	FMC LPC		
22	Dual SYZYGY Standard ports		
23	40-Pin Raspberry Pi connector		
24	6-pin XADC Header & POR SRST		
25	SWs & LEDs & Push Buttons		
26	Clock Sources		
27	FPGA PMIC 1		
28	FPGA PMIC 2		
29	SYZYGY PMIC		
30	DC INPUT		
31	PMIC Power Stage		

PYNQ _{TM}-ZU

REVISION HISTORY

0.1 0.2	Feb, 18, 2019	
0.2	,,	First Release
1	Apr, 14, 2019	Update PCB Footprint
0.3	May 06 2010	Change SD level traslator Add SYZYGY PMIC
0.3	May, 06, 2019	Add Lithium Rechargeable Battery for RTC and BBRAM
		Add PMOD TPM
		Add Grove Interface
0.4	May, 18, 2019	FPGA & SYZYGY power change to Infineon solutions Remove J1 JTAG pin header
		Remove 37 WiFi debug pin header
		Remove J17 FT2232 UART pin header
		Remove U3 QSPI flash memory
		SW2~SW5 change P/N to JS102011JC GROVE power fix to 3.3V
		Power switch S1 change to vertical type
0.5	May, 21, 2019	Add PMIC Power Stage for VCCINT & VCC3V3
		PS MODE setting SD0 default & JTAG only
1.0	May, 31, 2019	Update device speed
1.1	Jun, 05, 2019	Change LED BTN & SW Part Reference Update PMIC circuit, VIN_LDO range from 1.2V to 5.5V
1.1	Juli, 03, 2019	FPGA I/O SWAP
1.2	Jun, 08, 2019	USB2 change to USB3.0 Micro B type
1.3	Jun, 16, 2019	LPC GA0 GA1 wire to GND
1.4	Jun 17 2010	SYGYZY VIO power EN wire to FPGA MIO36
1.4	Jun, 17, 2019	FMC_LPC_PRSNT_M2C_B wire to FPGA MIO6 Si5319 change to Si5324
2.0	Jun, 28, 2019	FPGA I/O adjust for FMC full connection
		Two SYGYZY shared 3.3V but VIO independent
		Add DDR4 2.5V VCC_PSPLL wired to VCC1V2 PMIC FB change to 0R
		R534 change to 5K62, R486 change to 1K4, add FB67 Add PS_DDR_BG0 pull up R551
2.1	Sep, 22, 2019	Modify LEDs SWs BTNs to FPGA pins assigment.
	, ,	Swap FMC to FPGA pin pairs LPC_LA31 ~ LPC_LA32
		Add PB5 to FPGA pin H2 forURST_B
2.2	Oct, 05, 2019	Connect CHIP_EN (pin 19) of U36 chip to MIO4 Connect RESET_N (pin 7) of U36 chip to MIO5
		Connect U47 (PMIC1) channel D VCCO_PSDDR to U27 (HDMI TX) and U30 (HDMI RX) 1.2V rail Remove connection MIO 76 and MIO 77 to U59. Connect MIO0 to U59 pin 4 and MIO1 to U59 pin 5
2.3	Oct, 16, 2019	Fixed USB 3.0 micro-B TX & RX pinout.
		Change MGTRAVTT power up after MGTAVTT.
2.4	Oct, 25, 2019	Fixed some lebel error
2.5	Nov, 05, 2019	U24 DP TVS change to RClamp0524P Change power sepuence PSINTFP> MGTRAVCC> MGTRAVTT
2.6	Nov, 08, 2019	FMC_LPC_GBTCLK0_M2C_P/N swap to Si5324 CLKIN_2
2.7	Nov, 12, 2019	FMC GBT Clocks add ac capacitors and resistor.
2.8	Nov, 23, 2019	Change USB1 P/N to 105017-0001
		Change FT4232 to FT2232 and reset pull-up to VBUS
2.9	Nov, 26, 2019	Add a fan power connector Change Micro USB-AB P/N to ZX62D-AB-5P8(30)
2.5	1404, 20, 2013	D37 & D38 pins swap for PCB layout
2.A	Nov, 28, 2019	Modify text labels
2.B	Dec, 04, 2019	Change FT2232 reset pull-up back to VCCIO
3.0	Jan, 21, 2020	Add zener diode between PMIC and Power Stage PWM Add divider resistor in PMIC LDO SYZYGY PMIC I2C change to PMBUS I2C
		PMIC VIN_A change to 12V for match with power stage VIN
3.1	Feb, 05, 2020	Modify PMIC components Spec.
3.2	Feb, 13, 2020	IR38060 Pin 20 P1V8 bypass with a capacitor to LGND.
3.3	Feb, 17, 2020	U47 U48 VIN_B ~ VIN_D change to 12V
3.4 3.5	Feb, 25, 2020 Jun, 12, 2020	R562, R563 change to 499R R564 change to 10K
	Jul, 09, 2020	LED D2 D3 change to white color
	Jul, 03, 2020	
3.6 3.7	Jul, 10, 2020	U59, U60, U61 change to TXS0102DCU
3.6		U59, U60, U61 change to TXS0102DCU U37~U39 TXS0108E change to TXB0108RGY





























































