Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

HW-convolution: fix typo in xrt.ini #160

Merged
merged 1 commit into from
Jan 14, 2022

Conversation

AlexandreZhdanov
Copy link
Contributor

Summary must be with two 'm'

Summary must be with two 'm'
@imrickysu imrickysu changed the title Update xrt.ini HW-convolution: fix typo in xrt.ini Jan 14, 2022
@imrickysu imrickysu merged commit 7ac52e7 into Xilinx:2021.2 Jan 14, 2022
vmayoral pushed a commit to vmayoral/Vitis-Tutorials that referenced this pull request Jan 20, 2022
Updated 13-aie-performance for regressions
CRTejaswi pushed a commit to CRTejaswi/amd-vitis that referenced this pull request Oct 3, 2023
28a1ce5 Merge pull request Xilinx#160 from mlechtan/next
faa4ea7 Adding rst to .gitignore
c92b912 Removing unessential rst dir from repo.
e7eeee6 Moved figure to correct dir, removing duplicate
a5673b0 Table renumbering
a3fe6d7 Added figure
c051852 Add files via upload
7644d5f Update 2-dsp-lib-func.rst
3062ebd Update 2-dsp-lib-func.rst
d7ce5a9 Update 2-dsp-lib-func.rst

Co-authored-by: sdausr <sdausr@xilinx.com>
CRTejaswi pushed a commit to CRTejaswi/amd-vitis that referenced this pull request Oct 3, 2023
c161ed9 Merge pull request Xilinx#159 from yuanqian/fix_stack
f520d57 update
7ea6ba7 fix hls case
96d3c25 update version in conf.ph (Xilinx#160)
85544f9 fix stack size in manual
4c03ef6 update stack size
445079a update
77510eb update
9a0d9f1 fix statck size
afc6fd8 Merge remote-tracking branch 'upstream/next' into next
23d975e Update Jenkinsfile
8b27a33 update Makefile
1de6ade Merge remote-tracking branch 'upstream/next' into next
7849ee6 remove email from Jenkinsfile:https://jira.xilinx.com/browse/CR-1124831

Co-authored-by: sdausr <sdausr@xilinx.com>
CRTejaswi pushed a commit to CRTejaswi/amd-vitis that referenced this pull request Oct 3, 2023
44f5cf2 Merge pull request Xilinx#162 from liyuanz/next
46dc211 update
c3bb3f4 Merge pull request Xilinx#161 from liyuanz/next
35096ed add memory
056268a Merge pull request Xilinx#160 from liyuanz/add_mem
77ccfc2 update
06883c2 Merge pull request Xilinx#159 from changg/fix_meta
45146ba fix L1 meta
595687c Merge pull request Xilinx#158 from liyuanz/next
8500bf4 add mem
83586e7 Merge pull request Xilinx#157 from liyuanz/next
705a24f update
abc9ac8 Merge pull request Xilinx#156 from tuol/cr_1144188
d05c895 remove ap_utils.h
5466249 change 2022.2_stable_latest to 2023.1_stable_latest

Co-authored-by: sdausr <sdausr@xilinx.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants