{"payload":{"header_redesign_enabled":false,"results":[{"id":"275022713","archived":true,"color":"#b2b7f8","followers":65,"has_funding_file":false,"hl_name":"Xilinx/XilinxUnisimLibrary","hl_trunc_description":"Xilinx Unisim Library in Verilog","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":275022713,"name":"XilinxUnisimLibrary","owner_id":3189299,"owner_login":"Xilinx","updated_at":"2020-07-22T17:16:15.229Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public archive","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":75,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AXilinx%252FXilinxUnisimLibrary%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/Xilinx/XilinxUnisimLibrary/star":{"post":"mB7hpDxFZzimoEmd4J8-j9fFOgxu7ijwGusNQkWt09HdeUm8tSHCnmSKvRfX5OzOsWuekIfv9Au1CsKtPb36Dg"},"/Xilinx/XilinxUnisimLibrary/unstar":{"post":"FTcxHgXbpDd5Tt2QvogiuWaO8KFOxHfkAY-W44PiG3PUSU3LfSqN0dWAw5fEtptSsME1IRU7vbKjaHxiS04u5Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"JVD6920zP--7hh6eNsLJ9zLK40Vu2V0cDP4ufDV7yODm8ptvdSfwNlxmMWI4jrXvFURrw5uf17-7auWMqBsVLQ"}}},"title":"Repository search results"}