{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":20906083,"defaultBranch":"master","name":"device-tree-xlnx","ownerLogin":"Xilinx","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2014-06-17T01:23:45.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/3189299?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1717133260.0","currentOid":""},"activityList":{"items":[{"before":"1a5881d00406fa4f68eee63064799b8e5b28a41a","after":"ac65e0142e52331244ea5799880650fb1e726ab7","ref":"refs/heads/master","pushedAt":"2024-05-31T05:25:36.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"msreeram-xilinx","name":null,"path":"/msreeram-xilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60687110?s=80&v=4"},"commit":{"message":"mrmac.tcl: Check xlconcat dout pin connected or not\n\nAdd check for xlconcat dout pin and ignore if ints not connected.\nHSI is unable to read the IP if xlconcat is connected to\naxis_register_slice IP which is part of eth_helper_subsys module.\n\nSigned-off-by: Raju Kumar Pothuraju \nAcked-by: Varalaxmi Bingi ","shortMessageHtmlLink":"mrmac.tcl: Check xlconcat dout pin connected or not"}},{"before":null,"after":"e30e471c0b466c0d6f51fa5c9611cb7ad2c83da1","ref":"refs/heads/xlnx_rel_v2024.1","pushedAt":"2024-04-26T11:24:44.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"msreeram-xilinx","name":null,"path":"/msreeram-xilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60687110?s=80&v=4"},"commit":{"message":"mrmac.tcl: Check xlconcat dout pin connected or not\n\nAdd check for xlconcat dout pin and ignore if ints not connected.\nHSI is unable to read the IP if xlconcat is connected to\naxis_register_slice IP which is part of eth_helper_subsys module.\n\nSigned-off-by: Raju Kumar Pothuraju \nAcked-by: Varalaxmi Bingi ","shortMessageHtmlLink":"mrmac.tcl: Check xlconcat dout pin connected or not"}},{"before":"f725aaecffb806aff8dc081b6ab508ce7bb1fc3d","after":"1a5881d00406fa4f68eee63064799b8e5b28a41a","ref":"refs/heads/master","pushedAt":"2023-10-27T18:06:37.000Z","pushType":"push","commitsCount":473,"pusher":{"login":"varalaxmi-bingi","name":null,"path":"/varalaxmi-bingi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/113963195?s=80&v=4"},"commit":{"message":"axi_ethernet.tcl: Fix the issue when dclk clock index is 0\n\ngen_clk_property api is not adding the & if clock index is 0 because\nthe add_dt_propety api will add it in creation of clocks property.\nFor axi_ethernet when dclk clock index 0 and adds at middle of clocks\nproperty causing the build issue.\nFix this issue by checking the dclk startswith & or not and add it, if\nnot has.\n\nSigned-off-by: Raju Kumar Pothuraju \nAcked-by: Swagath Gadde ","shortMessageHtmlLink":"axi_ethernet.tcl: Fix the issue when dclk clock index is 0"}},{"before":null,"after":"1a5881d00406fa4f68eee63064799b8e5b28a41a","ref":"refs/heads/xlnx_rel_v2023.2","pushedAt":"2023-09-19T06:19:50.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"msreeram-xilinx","name":null,"path":"/msreeram-xilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60687110?s=80&v=4"},"commit":{"message":"axi_ethernet.tcl: Fix the issue when dclk clock index is 0\n\ngen_clk_property api is not adding the & if clock index is 0 because\nthe add_dt_propety api will add it in creation of clocks property.\nFor axi_ethernet when dclk clock index 0 and adds at middle of clocks\nproperty causing the build issue.\nFix this issue by checking the dclk startswith & or not and add it, if\nnot has.\n\nSigned-off-by: Raju Kumar Pothuraju \nAcked-by: Swagath Gadde ","shortMessageHtmlLink":"axi_ethernet.tcl: Fix the issue when dclk clock index is 0"}},{"before":"0bd6e466ba52c49da0dd31601233d926ccf5f9be","after":"db419faa2f2ec70614f4fc0bd5b89fb8e079dc4f","ref":"refs/heads/xlnx_rel_v2023.1","pushedAt":"2023-08-16T10:33:56.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"msreeram-xilinx","name":null,"path":"/msreeram-xilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60687110?s=80&v=4"},"commit":{"message":"zynqmp-sc-revb.dtsi:sync u-boot dts for versal-sc\n\nBelow commit synced from u-boot.\n\narm64: zynqmp: Remove USB description from SC revB/C\n\nSigned-off-by: Tejas Bhumkar \nAcked-by: Swagath Gadde ","shortMessageHtmlLink":"zynqmp-sc-revb.dtsi:sync u-boot dts for versal-sc"}},{"before":null,"after":"c77af3cc46b646172d852d86d4c24fdba92f2307","ref":"refs/heads/xlnx_rel_v2023.2_ksb","pushedAt":"2023-06-26T11:58:50.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"msreeram-xilinx","name":null,"path":"/msreeram-xilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60687110?s=80&v=4"},"commit":{"message":"device_tree.mld:device_tree.tcl: Adding config option to generate aliases from DTG\n\nThe config option CONFIG.dtg_alias is added, when we set it to\ntrue then aliases node will be deleted from Board dts file\n\nSigned-off-by: Ashwini Lomate \nAcked-by: Raju Kumar Pothuraju ","shortMessageHtmlLink":"device_tree.mld:device_tree.tcl: Adding config option to generate ali…"}},{"before":null,"after":"0bd6e466ba52c49da0dd31601233d926ccf5f9be","ref":"refs/heads/xlnx_rel_v2023.1","pushedAt":"2023-04-26T16:26:38.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"msreeram-xilinx","name":null,"path":"/msreeram-xilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60687110?s=80&v=4"},"commit":{"message":"Board:dtsi: sync u-boot latest dt\n\nSync the follwoing commit from u-boot\n\n1.arm64: zynqmp: Update MALI 400 interrupt and clock names\n\nSigned-off-by: Swagath Gadde \n\nAcked-by: Raju Kumar Pothuraju ","shortMessageHtmlLink":"Board:dtsi: sync u-boot latest dt"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEWKrHpAA","startCursor":null,"endCursor":null}},"title":"Activity · Xilinx/device-tree-xlnx"}