Lab Instructions: Revision Control

Contents

[Introduction 2](#_Toc395527523)

[Lab Files 2](#_Toc395527524)

[Files Provided with the Labs 3](#_Toc395527525)

[Where to put the lab files 3](#_Toc395527526)

[GitHub for Windows 4](#_Toc395527527)

[Download and Installation 4](#_Toc395527528)

[Git: Mini-Tutorial 7](#_Toc395527529)

[Make Utility 9](#_Toc395527530)

[Simple Example 9](#_Toc395527531)

[More robust targets 9](#_Toc395527532)

[Multiple Targets 10](#_Toc395527533)

[Clean Targets 11](#_Toc395527534)

[Variables 11](#_Toc395527535)

[Lab 1 : RTL Project Scripts 11](#_Toc395527536)

[Working in shells 11](#_Toc395527537)

[Lab Setup 12](#_Toc395527538)

[Lab Procedure 13](#_Toc395527539)

[Conclusion 14](#_Toc395527540)

[Lab 2 Managed IP 14](#_Toc395527541)

[Lab file 14](#_Toc395527542)

[Lab Procedure 14](#_Toc395527543)

[Conclusion 16](#_Toc395527544)

[Lab 3: IPI Block Design 16](#_Toc395527545)

[Lab files 17](#_Toc395527546)

[Lab Procedure 17](#_Toc395527547)

[Summary 18](#_Toc395527548)

[Lab 4: Packaged Custom RTL IP 18](#_Toc395527549)

[Lab Files 18](#_Toc395527550)

[Lab Procedure Part 1 19](#_Toc395527551)

[Lab Procedure Part 2 20](#_Toc395527552)

[System Generator Projects 23](#_Toc395527553)

[HLS 23](#_Toc395527554)

[Other - TBD 23](#_Toc395527555)

[DCP 23](#_Toc395527556)

[EDK/XPS 23](#_Toc395527557)

[Appendix A: Solutions 23](#_Toc395527558)

# Introduction

This document includes the instructions for the Revision Control lab exercises. There are 6 labs:

* Lab 1: RTL project
* Lab 2: IP project
* Lab 3: IPI project
* Lab 4: Custom IP project
* Lab 5: HLS-based IP
* Lab 6: System Generator Subsystem

We will be using the following tools for these labs:

* Git revision control
* MinGW make utility - included with Vivado System Edition
* Vivado 2014.2 System Edition and SDK

Please be sure to review the separate Pre-Work document if you have not already done so. It contains information about setup and installation of Git and a brief introduction to the make utility.

## Lab Files

The labs are created to run on Windows. Attendees can modify scripts and Makefiles to run on Linux if necessary.

Since revision control is essential to the labs, the labs will all use the same working directory and revision control repository.

### Files Provided with the Labs

The following files are provided with the labs, arranged in these directories:

* doc: lab instructions and presentation
* lab\_files: Use these as starting points or templates and complete them as necessary during the labs. Inside lab\_files are directories lab1, lab2, lab3, and lab? which contain the files for each lab.
* lab\_solutions: These contain completed versions of the files modified during the labs. Please do not jump directly to the lab\_solutions without first trying the labs. Notify your instructor if any lab instructions are unclear.

### Where to put the lab files

First create a “root” location where you will store the lab source files and working directory. For example:

* C:\tsc14\revision\_control\_labs
* C:\users\your\_username\revision\_control\_labs

This is where you will create the Git repository and where you will put the directories for the different types of lab files. Copy the files from lab\_files into this root directory. Example: lab1 contains these directories, and some of those directories contain files:

* lab1
  + bd
  + hdl
  + ip
  + scripts
  + xdc
  + work

Copy the lab1 contents (not lab1 itself) into your root location, for example C:\tsc14\revision\_control\_labs. Then when you begin Lab 1, your directory structure looks like this:

* C:\tsc14\revision\_control\_labs
  + bd
  + hdl
  + ip
  + scripts
  + xdc
  + work

Subsequent labs contain files that you add to these directories when you begin the lab. The lab2 directory contains a single file:

lab2\**scripts\ip.tcl**

so to begin lab2, you copy ip.tcl to:

C:\tsc14\revision\_control\_labs\**scripts\ip.tcl**

Do not overwrite the scripts directory with lab2\scripts. Subsequent labs follow similar patterns.

# Lab 1 : RTL Project Scripts

In this lab we will start with a very basic set of files to get an introduction to the basic processes involved in creating a project script for Vivado and maintaining files under revision control. This includes creating:

1. Vivado run scripts to create and run projects
2. A Makefile that calls the run scripts to build projects
3. A Git repository that keeps files under revision control

Please review the introductions to Git and make if they are not familiar to you.

## Working in shells

We will use two different command shells for the labs:

* Windows command shell - to run Vivado and make
* Git bash shell - for everything else

Upon opening a Windows command shell, use the **env.bat** script to set up Vivado to run in the shell:

call <path to scripts>\env.bat

This also adds the MinGW UNIX-like commands to your path so you can run the **make** utility to call Makefiles in the Windows shell. You can also run other common UNIX commands such ls, cp, rm, mv, and the UNIX find command within the Windows command shell.

Test the make command. In the Windows command shell, run **make test**. It should fail with a message similar to this:



If you get a different message or experience some other difficulty, ask your instructor for assistance.

To launch the Git shell, double-click the icon as described earlier during the Git introduction:



The Git shell functions just like a bash shell and is pre-configured to run git commands. On Windows the pathname to the **C:\** drive is **/c/**, so for example the folder **C:\tsc14** is accessed using **/c/tsc14**.

## Lab Setup

As described in the introduction, we will start with a few files in a simple directory structure and add to it as the design grows with each successive lab. In the lab1 directory you’ll find these files to begin:

* work
* hdl
  + threeFlop
    - threeFlop.v
* xdc
  + top.xdc
* scripts
  + setup.tcl
  + Makefile
  + env.bat
  + utils.tcl

Copy these files to your root directory, for example **C:\tsc14\revision\_control\_labs**. Inside root we will place the Git repository and the **work** directory will store intermediate Vivado results. The directory hierarchy should now resemble:

* (root directory)
  + hdl
  + xdc
  + scripts
  + work

When working on files in this lab, it is recommended to keep script files in the **script** directory and test them by running vivado or make in the **work** directory. To do this copy the Makefile into the work directory for editing and test it by calling **make** on the command line. When finished the Makefile can be checked back in to the scripts directory.

## Lab Procedure

1. Complete the Tcl script named **setup.tcl** to recreate a Vivado project for the **threeFlop** design, using the commented hints inside the file. Recall the ways to create a project script such as:
   * Using write\_project\_tcl
   * Creating a project using the GUI and capturing .jou commands or command history into a Tcl script.

Make sure:

* 1. The touch proc is called at the end of the script to create a Makefile target - This tells **make** that the setup script ran successfully. If setup fails then no target file is generated.
  2. The sources are referenced remotely, not added to the project.
  3. When testing the script, exit any active Vivado sessions and run Vivado in batch mode in the **work** directory.

1. Create a new Tcl script called **compile.tcl** in the **scripts** directory.
   1. It should open the **project** from the previous setup step and generate a bitstream.
   2. Use the touch proc to create a target file **.compile.done** similar to the target file used for the setup target.
   3. Test the script from the **work** directory to ensure it creates the Vivado project and Makefile target as expected.
2. Complete the Makefile to build a bitstream using setup and compile targets.
   1. The setup target has been completed as an example.
   2. Add a target **compile** that calls compile.tcl to generate the bitstream.
   3. Review the **clean** target to make sure you understand the syntax. Questions to ask yourself may include:
      1. What files are removed and what files are not removed?
      2. What happens to the Makefile target files such as .setup.done?
   4. Run **make clean** to begin with a clean work directory.
   5. Test the script to ensure it creates the bitstream and Makefile target as expected. Run **make compile** to check that the setup target is completed first. The setup target must run first to generate the project, otherwise compile will fail.
3. Check the files into the Git repository.
   1. Create the Git repository in the root folder using the **git init** command.
   2. Check the status using the **git status** command. It should reflect a newly created repository with **Untracked files**.
   3. Check in the **hdl**, **scripts**, and **xdc** directories, but not work. The commands to use are:
      1. **git add <filename(s) or directory name(s)>**  to stage files for a commit.
      2. **git commit -m “Comments on the checkin”** (add comments of your choice)

It is good to run **git status** after each step to ensure the project state is as expected.

1. Once all has been checked in successfully, clean the work directory using **make clean**.

## Conclusion

This first lab has taken you through the complete process of:

1. Creating Tcl scripts to create and run Vivado projects.
2. Preparing and calling a Makefile to run those scripts to build projects.
3. Creating and using a Git repository to keep recommended files under revision control.

We will build on the concepts learned in this lab to learn how to handle different types of design data under revision control.

# Lab 2 Managed IP

This lab covers the process of generating a simple managed IP AXI IIC and placing it under revision control. The lab objectives include:

* Creating a Managed IP project for AXI IIC.
* Create a script to fully generate the IP with OOC flow.
* Update the Git repository with the IP products and updated scripts into revision control.
* Iterate and change an IP customization option and update the Git repository as needed.

## Lab file


Only one lab file is needed to get started:

* scripts/ip.tcl: This is a template file where you will add the Tcl required to build the IP from scratch.

We will edit the ip.tcl script to generate the IP from scratch, updating the Makefile to include the IP as a target, and checking the IP output products into the ip directory. Assuming that you are unfamiliar with the Tcl commands required to build IP using scripts, we will use the GUI which will reveal the equivalent Tcl commands.

## Lab Procedure

1. Copy the lab file ip.tcl to your scripts directory.
2. Launch Vivado in the work directory and create a new Managed IP project. The IP to be created is **AXI IIC**.
   1. Choose the ZC702 as the target board (part xc7z020clg484-1)
   2. The target language is Verilog.
   3. Use the default settings for the IP as shown below. The component name can be left as is: **axi\_iic\_0**.
   4. When prompted, **Generate** the output products and move the synthesis run to the Background.



1. Complete the **ip.tcl** Tcl script that recreates the IP from scratch, all the way to output product generation.
   1. With synthesis in the background, review the commands used in the IP generation in the Tcl console.
   2. In the script, note the suggestion of storing results locally in the **ip** directory, referenced by the ipDir variable. Translate the absolute paths in the Tcl commands to instead use the ipDir variable to point to the local directory **ip** inside of **work**. Be sure to update all the directories and IP filenames. This enhances the portability of scripts so that the IP can be recreated in a different location in the future.
   3. Make sure the utils.tcl script is sourced and use the touch proc to create a file **.ip.done** that can be used for a Makefile target similar to **compile** and **setup**.
   4. Since ip.tcl may be called in a sequence with other scripts, remember to wait on a run before creating .ip.done.
   5. When finished, exit any active Vivado sessions.
2. Add the IP target to the Makefile:
   1. If necessary copy the Makefile to the work directory.
   2. Add the new target called **ip** that regenerates the axi\_iic\_0 output products from scratch. It should depend on the Makefile target **.ip.done**.
   3. Add the rule to create **.ip.done**. Assume that the IP will be generated unconditionally when the **ip** target is made.
   4. The other targets remain unchanged for this lab.
3. Test both the Makefile and ip.tcl by making the **clean** target followed by **ip**. If you encounter errors, revise as necessary or ask for assistance.
4. Check that the IP output products are in the new directory **ip** which should be located in **work**. The **ip** directory should contain the **axi\_iic\_0** directory for the generated output products.
5. If satisfied that the necessary output products were generated, create a new ip directory in the root directory, at the same level as **work**. Copy the necessary files to a new directory **ip** which is in the root directory, at the same level as work. Recall the recommendation of files to check in for Managed IP: the IP directory and everything underneath which would be the **axi\_iic\_0** directory. Other files such as the managed IP project are a byproduct of IP generation and are not relevant for revision control.
6. Check in the IP, the Makefile and the new script:
   1. Use **git status** to check the project status.
   2. Use **git add** to add the ip directory contents and changed files.
   3. Use **git status** to check the project status again.
   4. Use **git commi**t to check in the files.
7. Once the IP is under revision control, make a change. Change the AXI Clock Frequency from 25 MHz to **100 MHz**. This can be done by either using the GUI to recustomize the IP or if you are comfortable with Tcl, by modifying the appropriate IP property which is **CONFIG.AXI\_ACLK\_FREQ\_MHZ**.



1. Incorporate this change in the IP. This requires an update to **ip.tcl**.
2. Close any open Vivado sessions and use the Makefile to regenerate the IP output products. Note that it may be best to clean the work directory before **make ip**.
3. Once the IP output products are regenerated, copy the necessary files to the **ip** directory. Keep in mind that files are under revision control at this point. Overwrite the entire **axi\_iic\_0** directory with the new version.
4. Run **git status**. It should indicate that the **axi\_iic\_0** and **ip.tcl** files are modified.
5. Run **git add** to stage these modified files for checkin.
6. Run **git status** again to check that the files are staged, and they should be displayed in green.
7. Run **git commit** to check in the IP update.
8. Once all has been checked in successfully, clean the work directory.

## Conclusion

In this lab you have covered how to manage IP under revision control. You should now be comfortable performing the following:

* Creating and modifying Tcl scripts to fully generate the IP from scratch.
* Using a Makefile to build IP.
* Checking in IP files under revision control with Git.
* Modifying IP and updating the Git repository.

# Lab 3: IPI Block Design

This lab focuses on block designs from IP Integrator. In terms of revision control, block designs are somewhat similar to IP as they have associated output products. Block design management may also include recreating the block design itself from scratch. In this lab we will cover:

1. Use of write\_bd\_tcl to generate a Tcl script to recreate a block design.
2. Creating a script to generate the block design output products.
3. Using a Makefile to build a block design output products from scratch.
4. Checking in the block design under revision control.
5. Instantiating the block design in another block design.
6. Revising and repackaging the IP

## Lab files

The lab files contain the following new files to get started:

* scripts/bd\_gen.tcl: This is a template file where you will add the Tcl required to build the block design from scratch.
* zynq\_bd\_project.xpr.zip : contains a project **zynq.xpr** with the block design used for the lab

This lab is a bit more complex than previous labs. This lab sets up a scenario where a customer has a block design inside a Vivado project that they would like to reuse in other block designs. Therefore as a source, the block design must be placed under revision control. The original block design is a local source in a project in zynq\_bd\_project.xpr. The sequence of updating the block design is:

* The block design is maintained and updated in IP Integrator in the zynq.xpr project.
* The block design is saved and packaged into a separate source directory called **bd** which is used to store block designs. (Recall the recommendation for block designs is to check in the directory containing the .bd file: that directory and all files and directories underneath are placed under revision control).
* Other designs instantiate the block design which implies that those designs depend on the corresponding .bd file.
* When the block design is updated and saved, the .bd file changes and the entire block design package must be regenerated from scratch and checked back into the **bd** directory.

## Lab Procedure

1. Copy the lab files to their proper locations:
   1. Copy **zynq\_bd\_project.xpr.zip** into the **work** directory.
   2. Copy **scripts/bd\_gen.tcl** into the **scripts** directory.
2. In work, unzip the archive, and open the project. Then open the block design, which should resemble the following:



1. Use **write\_bd\_tcl** to write a script that creates the block design from scratch. Name the file **bd.tcl** and place it in the scripts directory. You may want to view the file contents to become familiar with the Tcl commands involved.
2. Update the Tcl script **bd\_gen.tcl** in the **scripts** directory. This generates the block design output products, similar to IP generation. Some hints:
   1. Note that a project is required to hold the generated block design, although the project itself may not be useful for revision control.
   2. The target part is that of the ZC702: xc7z020clg484-1.
   3. Check what Tcl commands are issued when launching **Generate Block Design** in IP Integrator.
   4. Replace absolute file pathnames to increase script portability.
   5. Ensure the Makefile target **.bd.done** is the final step.
   6. Test the script by exiting any interactive Vivado sessions and running vivado in batch mode, sourcing the script. Verify that it generates the expected output.
      1. The output products are located in the project srcs directory.
      2. Recall the files to check in: the directory containing the .bd file, and all files underneath.
3. Next update the Makefile. If necessary copy the Makefile from scripts to work.
   1. Include a target **bd\_gen** that results in the entire block design being generated from scratch. Similar to other targets, **bd\_gen** is dependent on **.bd.done.**
   2. In this lab we will assume that a final block design has been handed to us, so we do not need to monitor the original zynq\_bd\_project as a dependency. But we may choose to modify the block design in the future as it is now a self-contained package. In the Makefile however the bd\_gen target should just be generated unconditionally when made.
4. Test the Makefile:
   1. First **make clean**. Note that this may remove the zynq project which contains the block design so it is important to make sure the script runs successfully.
   2. Next make **bd\_gen**.
5. Create a new folder **bd** in the root directory, at the same level as the other source directories. Copy the bd output products into bd from work. This should be the entire **zynq\_bd** directory.
6. Run **git status** to see what files have been added or modified since the last checkin. This should include:
   1. The bd directory and the zynq\_bd block design.
   2. In scripts: bd\_gen.tcl, bd.tcl, and Makefile.
   3. The original zynq project as well as work contents can be discarded.
7. Check in the necessary files using **git add** and **git commit.** At each step run **git status** to ensure the correct files are staged and checked in.
8. Once all has been checked in successfully, clean the work directory.

## Summary

This lab demonstrates how IP Integrator Block Designs can be managed using revision control. Some key points to remember:

* A block design .bd file can be generated using the write\_bd\_tcl command.
* The generate\_target command generates block design output products from a .bd file, similar to Managed IP.

# Lab 4: Packaged Custom RTL IP

This lab covers RTL that is packaged into a custom IP for the IP Catalog. We will package the familiar bft example design. We will cover:

1. Creating a script to package the RTL project from scratch.
2. Placing the necessary packaged IP files under revision control.
3. Revising the IP within IP Integrator, re-packaging, and checking in the updated IP.

## Lab Files

The lab files contain the following new files to get started:

* scripts/cip.tcl: This is a template file where you will add the Tcl required to build the packaged IP from scratch.
* hdl/bft: Contains the RTL source for the IP

At a high level, the procedure for packaging IP involves:


* Creating a project and adding the sources.
* Choosing a directory for the IP Definition.
* Ensuring all necessary source files are located within the IP Definition directory.
* Configuring IP packaging settings such as version info.
* Generating the packaged IP and checking it in. The project can be discarded.
* Creating a script that can generate the IP from scratch.

The lab will be divided into two parts: 1) creating the script to generate the IP, and checking in the IP, and 2) modifying the IP from within IP Integrator.

## Lab Procedure Part 1

The goal of the first part of this lab is to have a script that can generate IP from scratch. It is easiest to work through the steps in the GUI and review the command history after a successful packaging run.

1. Copy the **cip.tcl** file to your local **scripts** directory and copy the bft directory to your local **hdl** directory.
2. Begin with a clean work directory and copy the hdl/bft directory into work.
3. Create a project targeting the ZC702 board (xc7z020clg484-1 device), and add the bft source files from the hdl directory (don’t import). The design top is **bft**.
4. Before packaging, the RTL must synthesize correctly. Sometimes you may be given RTL from a customer that doesn’t synthesize cleanly out-of-the-box like this design. If you do not want to try to figure out and fix this problem then skip to step 4, otherwise the following hints may help.
   1. Notice the active icon in the sources toolbar, it gives a clue that instances are missing, as would the **report\_compile\_order** command:



* 1. The design should successfully complete elaboration or **synth\_design -rtl** but this design gives errors.
  2. It involves VHDL libraries. Check the Compile Order and the library settings of the VHDL files.

1. Make sure each of the VHDL files in the bftLib directory is set to library **bftLib**.
2. Verify the design is able to elaborate successfully.
3. To package the design into an IP, launch the Create and Package IP Wizard from the Tools menu. Step through the wizard and:
   1. Choose to package your current project
   2. Verify that the correct directory is chosen for the IP Definition (work).
   3. Finish to launch the Package IP window where the IP can be further configured.
   4. Keep all steps as is and on the last page **Review and Package** select **Package IP** at the bottom.
4. Determine what needs to be placed under revision control and copy it under the **cip** directory. This should include:
   1. HDL files
   2. xgui directory
   3. component.xml file


Note that the Vivado project is no longer needed and can be discarded.

1. Complete the script cip.tcl to generate the IP from scratch. When finished, make sure the final version resides in the scripts directory. Hints:
   1. The command to package the IP should be the last command before creating the Makefile target file.
   2. Name the Makefile target file .cip.done.
2. Add the **cip** target to the Makefile.
3. Check in the new files and verify the repository status is up to date.
4. Clean the work directory.


## Lab Procedure Part 2

In this part of the lab will use IP Integrator to instantiate the custom IP. Then we will revise the IP and check in the new version.


1. In the work directory, create a new project targeting the ZC702 board and create a new block design in IP Integrator.
2. Add the custom IP. To do this we must first add the IP repository.
   1. Right-click in the empty block design and choose **IP Settings**.
   2. On the **Repository Manager** tab, **Add Repository**.
   3. Browse to the **cip/bft** location where the IP is located.
   4. The IP should now appear in the selected repository:




1. After adding the IP, instantiate it from the IP Catalog.




1. After adding the IP, right-click on it and Edit in IP Packager. Make sure the temporary project is created in the work directory where it can be deleted afterwards.




1. Once the project is open, modify the **bft.vhdl** top design to add an input port called **test\_in**.



1. Note that when this is update, the Package IP window requires some review and changes for those sections without green checkboxes:



1. Click on the link to **Merge changes from IP Customization Parameters Wizard**. Then under **IP Identification**, be sure to increment the Version, and update the Display name and Description:



1. Then finally **Review and Package** and click **Re-Package IP**.
2. After updating, the revised block symbol appears in the block design.
3. Run **git status**. It should show that both the **bft.vhdl** and **component.xml** files have been modified in the **cip/bft** directory. You can now check those in to bring the repository up-to-date.
4. Close the IP Integrator project and clean the work directory.

# Lab 5: HLS-Based Packaged IP

This lab covers the generation of an IP from an HLS design. We will cover


and the files set up are:




hls

scripts?

## Lab Procedure

1. Launch Vivado HLS and create a new Vivado HLS project with the following settings:
   1. Project name: rgb\_mux
   2. Top function: rgb\_mux
   3. Location: the **work** directory
   4. Add files rgb\_mux.cpp, no testbench
   5. Solution Name: solution\_zc702
   6. Clock Period 5, Uncertainty 1
   7. Choose the ZC702 board as a target
2. Click the Run button on the toolbar to run C Synthesis.



1. After C synthesis completes, export the RTL using Solution -> Export RTL
2. 
3. or by clicking the equivalent toolbar button
4. 
5. When prompted, choose to export to IP Catalog and select **Configuration…** The configuration should include updating the **Description** and **Display Name** values to **rgb\_mux**
6. 
7. sdf

Once IP generation is complete, the next step is to locate the important pieces generated by Vivado HLS to be placed under revision control:

* + A run script that generates the packaged IP from scratch from the source files.
  + The generated IP output products.

1. IP generation script: Vivado HLS automatically generates a script in the solution directory with the name **script.tcl**. Locate this file in the work directory and use it as a starting point to generate **hls.tcl**.
   1. Note the HLS script uses relative pathnames. Also note that it stores synthesis **directives** in **directives.tcl** and sources that file before running C Synthesis. Although there are no directives in this design, it is good practice to include this file under revision control.
   2. Similar to other targets, add the creation of .hls.done for the Makefile.
   3. Place the necessary files under revision control.
2. IP output products: Vivado HLS generates the IP output products in the solution **impl/ip** directory. If you completed the Packaged Custom IP Lab, you will recall the recommendation of which files to place under revision control:
   1. HDL files
   2. xgui directory
   3. component.xml file
3. Update the Makefile.

# Lab 6: System Generator DSP Subsystem

This lab covers the revision control of a SysGen subsystem. This lab does not cover the generation of the subsystem and does not require a MATLAB license. Instead we will begin with a fully-generated subsystem.

1. What steps to learn here?
2. What files to begin with?

## Lab Procedure