MSE352: Digital Logic & Microcontrollers

Lecture 5 Addressing Modes

Mohammad Narimani, *Ph.D.*, *P.Eng. Lecturer*School of Mechatronic Systems Engineering
Simon Fraser University

Outline

- Addressing modes
- Accessing memory
- Bit addresses
- Extra 128 byte on-chip RAM in 8052

- The CPU can access data in various ways, which are called addressing modes:
 - Immediate
 - Register
 - Direct
 - Register indirect
 - Indexed

Accessing memories

- The source operand is a constant
 - The immediate data must be preceded by the pound sign, "#"
 - Can load information into any registers, including 16-bit DPTR register
 - DPTR can also be accessed as two 8-bit registers, the high byte DPH and low byte DPL

```
MOV A,#25H ;load 25H into A
MOV R4,#62 ;load 62 into R4
MOV B,#40H ;load 40H into B
MOV DPTR,#4521H ;DPTR=4512H
MOV DPL,#21H ;This is the same
MOV DPH,#45H ;as above

;illegal!! Value > 65535 (FFFFH)
MOV DPTR,#68975
```

MSE 352: Digital Logic & Microcontrollers

• We can use EQU directive to access immediate data

```
Count EQU 30
... ;R4=1EH
MOV DPTR,#MYDATA ;DPTR=200H

ORG 200H
MYDATA: DB "America"
```

• We can also use immediate addressing mode to send data to 8051 ports

MOV P1,#55H

• Use registers to hold the data to be manipulated

```
MOV A,R0 ;copy contents of R0 into A
MOV R2,A ;copy contents of A into R2
ADD A,R5 ;add contents of R5 to A
ADD A,R7 ;add contents of R7 to A
MOV R6,A ;save accumulator in R6
```

- The source and destination registers must match in size
 - MOV DPTR,A will give an error

```
MOV DPTR,#25F5H
MOV R7,DPL
MOV R6,DPH
```

- The movement of data between Rn registers is not allowed
 - MOV R4,R7 is invalid

Outline

- Addressing modes
- Accessing memory
- Bit addresses
- Extra 128 byte on-chip RAM in 8052

- It is most often used the direct addressing mode to access RAM locations 30-7FH
 - The entire 128 bytes of RAM can be accessed
 - The register bank locations are accessed by the register names

```
MOV A,4 ; is same as
MOV A,R4 ; which means copy R4 into A
```

- Contrast this with immediate addressing mode
 - There is no "#" sign in the operand

```
MOV R0,40H ;save content of 40H in R0 MOV 56H,A ;save content of A in 56H
```

• The SFR (Special Function Register) can be accessed by their names or by their addresses

```
MOV 0E0H, #55H ; is the same as
MOV A, #55h ; load 55H into A

MOV 0F0H, R0 ; is the same as
MOV B, R0 ; copy R0 into B
```

- The SFR registers have addresses between 80H and FFH
 - Not all the address space of 80 to FF is used by SFR
 - The unused locations 80H to FFH are reserved and must not be used by the 8051 programmer

Special Function Register (SFR) Addresses

Symbol	Name	Address
ACC*	Accumulator	0E0H
B*	B register	0F0H
PSW*	Program status word	0D0H
SP	Stack pointer	81H
DPTR	Data pointer 2 bytes	
DPL	Low byte	82H
DPH	High byte	83H
P0*	Port 0	80H
P1*	Port 1	90H
P2*	Port 2	0A0H
P3*	Port 3	0B0H
IP*	Interrupt priority control	0B8H
IE*	Interrupt enable control	0A8H

Special Function Register (SFR) Addresses

Symbol	Name	Address
TMOD	Timer/counter mode control	89H
TCON*	Timer/counter control	88H
T2CON*	Timer/counter 2 control	0C8H
T2MOD	Timer/counter mode control	ОС9Н
TH0	Timer/counter 0 high byte	8CH
TL0	Timer/counter 0 low byte	8AH
TH1	Timer/counter 1 high byte	8DH
TL1	Timer/counter 1 low byte	8BH
TH2	Timer/counter 2 high byte	0CDH
TL2	Timer/counter 2 low byte	0CCH
RCAP2H	T/C 2 capture register high byte	0CBH
RCAP2L	T/C 2 capture register low byte	0CAH
SCON*	Serial control	98H
SBUF	Serial data buffer	99H
PCON	Power ontrol	87H

Example 5-1

Write code to send 55H to ports P1 and P2, using

(a) their names (b) their addresses

Solution:

(a) MOV A, #55H; A=55H

MOV P1, A ; P1=55H

MOV P2, A ; P2=55H

(b) From Table 5-1, P1 address=80H; P2 address=A0H

MOV A, #55H ; A=55H

MOV 80H, A ; P1=55H

MOV 0A0H, A ; P2=55H

- Only direct addressing mode is allowed for pushing or popping the stack
 - PUSH A is invalid
 - Pushing the accumulator onto the stack must be coded as PUSH 0E0H

Example 5-2

Show the code to push R5 and A onto the stack and then pop them back them into R2 and B, where B = A and R2 = R5

Solution:

```
PUSH 05 ;push R5 onto stack

PUSH 0E0H ;push register A onto stack

POP 0F0H ;pop top of stack into B

;now register B = register A

POP 02 ;pop top of stack into R2

;now R2=R6
```

MSE 352: Digital Logic & Microcontrollers

- A register is used as a pointer to the data
 - Only register R0 and R1 are used for this purpose
 - R2 R7 cannot be used to hold the address of an operand located in RAM
- When R0 and R1 hold the addresses of RAM locations, they must be preceded by the "@" sign

```
MOV A, @RO ; move contents of RAM whose ; address is held by RO into A MOV @R1,B ; move contents of B into RAM ; whose address is held by R1
```

Example 5-3

Write a program to copy the value 55H into RAM memory locations 40H to 41H using

(a) direct addressing mode, (b) register indirect addressing mode without a loop, and (c) with a loop

Solution:

```
(a)
   MOV A, #55H ; load A with value 55H
   MOV 40H, A ; copy A to RAM location 40H
   MOV 41H A ; copy A to RAM location 41H
(b)
   MOV A, #55H ; load A with value 55H
   MOV RO, #40H ; load the pointer. RO=40H
   MOV @RO, A ; copy A to RAM RO points to
   INC RO ;increment pointer. Now R0=41h
   MOV @RO, A ; copy A to RAM RO points to
(C)
      MOV A, #55H
                   ;A=55H
      MOV RO, #40H ; load pointer. RO=40H,
      MOV R2, #02 ;load counter, R2=3
AGAIN: MOV @RO, A ; copy 55 to RAM RO points to
       INC RO
              ;increment R0 pointer
       DJNZ R2, AGAIN ; loop until counter = zero
```

- The advantage is that it makes accessing data dynamic rather than static as in direct addressing mode
 - Looping is not possible in direct addressing mode

Example 5-4

Write a program to clear 16 RAM locations starting at RAM address 60H

Solution:

```
CLR A ;A=0

MOV R1,#60H ;load pointer. R1=60H

MOV R7,#16 ;load counter, R7=16

AGAIN: MOV @R1,A ;clear RAM R1 points to

INC R1 ;increment R1 pointer

DJNZ R7,AGAIN;loop until counter=zero
```

MSE 352: Digital Logic & Microcontrollers

Example 5-5

Write a program to copy a block of 10 bytes of data from 35H to 60H

Solution:

```
MOV R0,#35H ;source pointer
MOV R1,#60H ;destination pointer
MOV R3,#10 ;counter

BACK: MOV A,@R0 ;get a byte from source
MOV @R1,A ;copy it to destination
INC R0 ;increment source pointer
INC R1 ;increment destination pointer
DJNZ R3,BACK ;keep doing for ten bytes
```


• R0 and R1 are the only registers that can be used for pointers in register indirect addressing mode

• Since R0 and R1 are 8 bits wide, their use is limited to access any information in the internal RAM

- Whether accessing externally connected RAM or on-chip ROM, we need
 16-bit pointer
 - In such case, the DPTR register is used

• Indexed addressing mode is widely used in accessing data elements of look-up table entries <u>located in the program ROM</u>

- The instruction used for this purpose is MOVC A,@A+DPTR
 - Use instruction MOVC, "C" means code
 - The contents of A are added to the 16-bit register DPTR to form the 16-bit address of the needed data



• The look-up table allows access to elements of a frequently used table with minimum operations

```
Example 5-8
Write a program to get the x value from P1 and send x^2 to P2,
continuously
Solution:
    ORG
         0
    MOV DPTR, #300H ; LOAD TABLE ADDRESS
    MOV A, #OFFH
                  ;A=FF
    MOV P1, A
               CONFIGURE P1 INPUT PORT
               ;GET X
BACK: MOV A, P1
    MOV A, @A+DPTR ;GET X SQAURE FROM TABLE
               ; ISSUE IT TO P2
    MOV P2,A
     SJMP BACK
               ; KEEP DOING IT
    ORG 300H
XSQR TABLE:
         0,1,4,9,16,25,36,49,64,81
     END
```

- In many applications we use RAM locations 30 7FH as scratch pad
 - We use R0 R7 of bank 0
 - Leave addresses 8 1FH for stack usage
 - If we need more registers, we simply use RAM locations 30 7FH

Example 5-10

Write a program to toggle P1 a total of 200 times. Use RAM location 32H to hold your counter value instead of registers R0 – R7

Solution:

```
MOV P1,#55H ;P1=55H
MOV 32H,#200 ;load counter value
;into RAM loc 32H
LOP1: CPL P1 ;toggle P1
ACALL DELAY
DJNZ 32H,LOP1 ;repeat 200 times
```

Outline

- Addressing modes
- Accessing memory
- Bit addresses
- Extra 128 byte on-chip RAM in 8052


- Many microprocessors allow program to access registers and I/O ports in byte size only
 - However, in many applications we need to check a single bit
- One unique and powerful feature of the 8051 is single-bit operation
 - Single-bit instructions allow the programmer to set, clear, move, and complement individual bits of a port, memory, or register
 - Registers, RAM, and I/O ports need to be bit-addressable
 - ROM, holding program code for execution, is not bit-addressable




- The bit-addressable RAM location are 20H to 2FH
 - These 16 bytes provide 128 bits of RAM bit-addressability, since $16 \times 8 = 128$
 - 0 to 127 (in decimal) or 00 to 7FH
 - The first byte of internal RAM location 20H has bit address 0 to 7H
 - The last byte of 2FH has bit address 78H to 7FH

- Internal RAM locations 20-2FH are both byte-addressable and bit-addressable
 - Bit address 00-7FH belong to RAM byte addresses 20-2FH
 - Bit address 80-F7H belong to SFR P0, P1, ...







- To avoid confusion regarding the addresses 00 7FH
 - The 128 bytes of RAM have the byte addresses of 00 7FH can be accessed in byte size using various addressing modes
 - Direct and register-indirect
 - The 16 bytes of RAM locations 20 2FH have bit address of 00 7FH
 - We can use only the single-bit instructions and these instructions use only direct addressing mode



• Instructions that are used for signal-bit operations are as following

Single-Bit Instructions

Instruction	Function
SETB bit	Set the bit (bit = 1)
CLR bit	Clear the bit (bit = 0)
CPL bit	Complement the bit (bit = NOT bit)
JB bit, target	Jump to target if bit = 1 (jump if bit)
JNB bit, target	Jump to target if bit = 0 (jump if no bit)
JBC bit, target	Jump to target if bit = 1, clear bit (jump if bit, then clear)




- While all of the SFR registers are byte-addressable, some of them are also bit-addressable
 - The P0 P3 are bit addressable
 - We can access either the entire 8 bits or any single bit of I/O ports P0, P1, P2, and P3 without altering the rest
- When accessing a port in a single-bit manner, we use the syntax SETB X.Y
 - X is the port number P0, P1, P2, or P3
 - Y is the desired bit number from 0 to 7 for data bits D0 to D7
 - ex. SETB P1.5 sets bit 5 of port 1 high



- Notice that when code such as SETB P1.0 is assembled, it becomes SETB 90H
 - The bit address for I/O ports
 - P0 are 80H to 87H
 - P1 are 90H to 97H
 - P2 are A0H to A7H
 - P3 are B0H to B7H

Single-Bit Addressability of Ports

P0	P1	P2	Р3	Port Bit
P0.0 (80)	P1.0 (90)	P2.0 (A0)	P3.0 (B0)	D0
P0.1	P1.1	P2.1	P3.1	D1
P0.2	P1.2	P2.2	P3.2	D2
P0.3	P1.3	P2.3	P3.3	D3
P0.4	P1.4	P2.4	P3.4	D4
P0.5	P1.5	P2.5	P3.5	D5
P0.6	P1.6	P2.6	P3.6	D6
P0.7 (87)	P1.7 (97)	P2.7 (A7)	P3.7 (B7)	D7



Special Function Register

- Only registers A, B, PSW, IP, IE, ACC, SCON, and TCON are bitaddressable
 - While all I/O ports are bit-addressable
- In PSW register, two bits are set aside for the selection of the register banks
 - Upon RESET, bank 0 is selected
 - We can select any other banks using the bit-addressability of the PSW

CY	AC		RS1	RS0		OV		Р
	RS1	RS0	Regist	er Ban	k	Ad	dress	
	0	0		0		00H	I - 07H	
	0	1		1		08H	I - OFH	
	1	0		2		10H	l - 17H	
	1	1		3		18H	l - 1FH	

MSE 352 : Digital Logic & Microcontrollers

Example 5-13

Write a program to save the accumulator in R7 of bank 2.

Solution:

CLR PSW.3 SETB PSW.4 MOV R7,A

Example 5-14

While there are instructions such as JNC and JC to check the carry flag bit (CY), there are no such instructions for the overflow flag bit (OV). How would you write code to check OV?

Solution:



Example 5-18

Write a program to save the status of bit P1.7 on RAM address bit 05.

Solution:

MOV C, P1.7 MOV 05, C

Example 5-15

Write a program to see if the RAM location 37H contains an even value. If so, send it to P2. If not, make it even and then send it to P2.

Solution:

```
MOV A,37H ;load RAM 37H into ACC

JNB ACC.0,YES ;if D0 of ACC 0? If so jump

INC A ;it's odd, make it even

YES: MOV P2,A ;send it to P2
```

Example 5-17

The status of bits P1.2 and P1.3 of I/O port P1 must be saved before they are changed. Write a program to save the status of P1.2 in bit location 06 and the status of P1.3 in bit location 07

Solution:

```
0.6
                        ;clear bit addr. 06
       CLR
                         ;clear bit addr. 07
       CLR
              07
              P1.2, OVER ; check P1.2, if 0 then jump
       JNB
                     ;if P1.2=1,set bit 06 to 1
       SETB
              06
              P1.3, NEXT ; check P1.3, if 0 then jump
OVER:
       JNB
                        ;if P1.3=1, set bit 07 to 1
       SETB
              07
NEXT: ...
```



- The BIT directive is a widely used directive to assign the bit-addressable I/O and RAM locations
 - Allow a program to assign the I/O or RAM bit at the beginning of the program, making it easier to modify them

Example 5-22

A switch is connected to pin P1.7 and an LED to pin P2.0. Write a program to get the status of the switch and send it to the LED.

Solution:

```
P1.7 ;assign bit
LED
       BTT
       BIT
               P2.0
                      ;assign bit
SW
HERE:
       MOV
               C,SW
                      ; get the bit from the port
                      ; send the bit to the port
               LED, C
       VOM
               HERE
                       ;repeat forever
       SJMP
```

MSE 352: Digital Logic & Microcontrollers


Example 5-20

Assume that bit P2.3 is an input and represents the condition of an oven. If it goes high, it means that the oven is hot. Monitor the bit continuously. Whenever it goes high, send a high-to-low pulse to port P1.5 to turn on a buzzer.

Solution:

```
OVEN_HOT BIT P2.3
BUZZER BIT P1.5
HERE: JNB OVEN_HOT,HERE; keep monitoring
ACALL DELAY
CPL BUZZER; sound the buzzer
ACALL DELAY
SJMP HERE
```

- Use the EQU to assign addresses
 - Defined by names, like P1.7 or P2
 - Defined by addresses, like 97H or 0A0H



Outline

- Addressing modes
- Accessing memory
- Bit addresses
- Extra 128 byte on-chip RAM in 8052

Extra 128 byte on-chip RAM in 8052

- The 8052 has another 128 bytes of on-chip RAM with addresses 80 FFH
 - It is often called upper memory
 - Use indirect addressing mode, which uses R0 and R1 registers as pointers with values of 80H or higher
 - MOV @R0, A and MOV @R1, A
 - The same address space assigned to the SFRs
 - Use direct addressing mode
 - MOV 90H, #55H is the same as
 MOV P1, #55H

Extra 128 byte on-chip RAM in 8052`

Example 5-27

Assume that the on-chip ROM has a message. Write a program to copy it from code space into the upper memory space starting at address 80H. Also, as you place a byte in upper RAM, give a copy to P0.

Solution:

```
ORG
              0
       MOV
              DPTR, #MYDATA
       MOV
              R1,#80H
                       ; access the upper memory
B1:
       CLR
                         ;copy from code ROM
       MOVC
              A,@A+DPTR
                         ;store in upper memory
              @R1,A
       MOV
       VOM
              P0,A
                         ; give a copy to PO
                          ;exit if last byte
       JΖ
              EXIT
              DPTR
       INC
                          ;increment DPTR
       INC
              R1
                          ;increment R1
                          ; repeat until last byte
       SJMP
              B1
       SJMP
                          ;stay here when finished
EXIT:
              300H
       ORG
MYDATA: DB
              "The Promise of World Peace", 0
       END
```