

# **ECE 340: Semiconductor Electronics**

## **Chapter 6: Field-effect transistors**

**Prof. Wenjuan Zhu**


**Department of Electrical and Computer Engineering  
University of Illinois at Urbana-Champaign**

# Outline

- Metal-insulator-semiconductor FET

- ⇒
  - Basic operation and fabrication
  - Ideal MOS capacitor
  - Effects of real surfaces
  - Threshold voltage
  - The MOS field-effect transistor
  - Substrate bias effect


# MOSFET structure and band diagram



- Channel current is controlled by a voltage applied at a gate electrode
- A positive voltage applied to the gate induces positive charge in the metal of the gate
- In the semiconductor, negative charges are induced in response to the positive charge on the gate
- The induced electrons are mobile and form a conductive channel
- **Threshold Voltage  $V_T$ :** voltage required to induce a conductive channel ("normally off" device)


# MOSFET at various operating conditions

## Linear region




- At small drain bias  $V_D$ , channel is a gate controlled resistor

## Onset of saturation at pinch-off



- When  $V_D = V_G - V_T$ , the channel is pinched off


## Strong saturation




- When  $V_D > V_G - V_T$ , the pinch off point move more into the channel

# MOSFET at various operating conditions



## Linear region



## Onset of saturation at pinch-off



## Strong saturation




# Outline

- Metal-insulator-semiconductor FET

- Basic operation and fabrication
- ⇒ ▪ Ideal MOS capacitor
- Effects of real surfaces
- Threshold voltage
- The MOS field-effect transistor
- Substrate bias effect

# Ideal MOS capacitor at equilibrium

“Ideal”:  $\phi_m = \phi_s$  and no other defect or trap charges




No gate bias;  
No band bending.

$$\phi_F = (E_i - E_F)/q$$

- At equilibrium, Fermi level line up, no band bending

# Ideal MOS structure at accumulation

Positive voltage on p-substrate (similar to forward bias in pn junction)




- Majority carrier hole accumulated at the surface




# Ideal MOS structure at depletion and inversion

Negative voltage on p-substrate (similar to reverse bias in pn junction)


## Depletion



## Inversion



## Strong inversion




- Majority carrier hole is driven away, i.e. depleted at the surface  $\rightarrow$  form depletion region
- Minority carrier is attracted to the surface:
  - When  $n \geq n_i$  ( $\phi_s = \phi_F$ ): inversion
  - When  $n \geq p_o$  ( $\phi_s = 2\phi_F$ ): strong inversion

# MOS channel: strong inversion

- In the case where  $\Phi_s$  has moved past the intrinsic level by an amount  $\Phi_F$  the material is as n-type as it was p-type and is in “strong inversion”

Strong Inversion:

$$\phi_s(inv.) = 2\phi_F = 2 \frac{kT}{q} \ln \frac{N_a}{n_i}$$



# Carrier Concentration

- For electrons:

At neutral region:

$$n_0 = n_i e^{(E_F - E_i)/kT} = n_i e^{-q\Phi_F/kT}$$


At any position x:

$$n = n_i e^{-q(\Phi_F - \Phi)/kT} = n_0 e^{q\Phi/kT}$$

- For holes:

$$p_0 = n_i e^{q\Phi_F/kT}$$

$$p = p_0 e^{q\Phi/kT}$$



# Solving for electric field and band bending

- Poisson's equation:

$$\frac{\partial^2 \phi}{dx^2} = \frac{d\mathcal{E}(x)}{dx} = \frac{q}{\epsilon_s} (p - n + N_d^+ - N_a^-)$$

- Electric field:

$$\mathcal{E} = \frac{\sqrt{2}kT}{qL_D} \left[ \left( e^{-q\phi/kT} + \frac{q\phi}{kT} - 1 \right) + \frac{n_0}{p_0} \left( e^{q\phi/kT} - \frac{q\phi}{kT} - 1 \right) \right]^{1/2}$$

- Surface electric field ( $x=0$ ,  $\phi = \phi_s$ ):

$$\mathcal{E}_s = \frac{\sqrt{2}kT}{qL_D} \left[ \left( e^{-q\phi_s/kT} + \frac{q\phi_s}{kT} - 1 \right) + \frac{n_0}{p_0} \left( e^{q\phi_s/kT} - \frac{q\phi_s}{kT} - 1 \right) \right]^{1/2}$$


$$\text{Where } L_D = \sqrt{\frac{\epsilon_s kT}{q^2 p_0}} \quad \text{Debye screening length}$$

# Space-charge density vs surface potential


- Space charge density

$$Q_s = -\epsilon_s \mathcal{E}_s$$

- When the surface potential is zero, the net space charge is zero
- When the surface potential is negative, majority carriers (holes) are attracted to the surface forming an accumulation layer
- When the surface potential is positive, initially a depletion region forms (space charge), and then an inversion layer with mobile electrons



# Charge density, field and potential at inversion



# Depletion width and depletion capacitance

**MOS capacitor**

$$W = \left[ \frac{2\epsilon_s \phi_s}{qN_a} \right]^{1/2}$$

depletion capacitance

depletion charge

**n+-p junction**

$$W = \left[ \frac{2\epsilon_s (V_0 - V_a)}{qN_a} \right]^{1/2}$$

$$C_d = \frac{\epsilon_s}{W}$$

$$Q_d = -qN_a W$$

# Threshold voltage

- Unlike pn junction, minority carrier can pile up at the surface, since insulator block its way to diffuse to metal.
- When  $n \geq p_o$  ( $\phi_s = 2\phi_F$ , strong inversion,  $n \geq N_a$ ), further increase in voltage result in stronger inversion rather than more depletion.
- Maximum depletion width:

$$\Rightarrow W_m = \left[ \frac{4\epsilon_s \phi_F}{qN_a} \right]^{1/2}$$

- The maximum depletion charge:


$$Q_{d\_m} = -qN_a W_m$$

- Threshold voltage:

$$V_T = -\frac{Q_{d\_m}}{C_i} + 2\phi_F \quad \text{Ideal case}$$

Voltage drop on insulator

Voltage drop on semiconductor





# MOS capacitance



- Total MOS capacitance:

$$\frac{1}{C} = \frac{1}{C_i} + \frac{1}{C_s}$$

↑ **Insulator capacitance**
↑ **Semiconductor capacitance**

$$C_i = \frac{\epsilon_i}{d}$$

$$C_s = \frac{dQ_s}{d\phi_s}$$



# Insulator capacitance

$$C_i = \frac{\epsilon_i}{d}$$

$\epsilon_i$  → Permittivity of the insulator  
 $d$  → Oxide thickness


The relative permittivity ( $\epsilon_r$  or  $k$ ): is dielectric permittivity expressed as a ratio relative to the permittivity of vacuum

$$\epsilon_r = \frac{\epsilon_i}{\epsilon_0}$$

$\epsilon_0$  → vacuum permittivity  $\epsilon_0 = 8.85 \times 10^{-12} \text{ F/m}$

**SiO<sub>2</sub> relative permittivity: 3.9**

**High-k dielectric:** insulators with relative permittivity higher than SiO<sub>2</sub> (3.9)



# Semiconductor capacitance at accumulation

- Semiconductor capacitance is very high due to the steep slope of  $Q_s$  vs  $\phi_s$  plot:



$$C_s = \frac{dQ_s}{d\phi_s} = \frac{dQ_p}{d\phi_s}$$

$$Q_p = \frac{\sqrt{2}kT\epsilon_s}{qL_D} (e^{-q\phi_s/kT})^{1/2}$$

$C_s$  is very large,  $\gg C_i$

- Total capacitance:

$$C \approx C_i$$



# Semiconductor capacitance at depletion



- Depletion capacitance:

$$C_d = \frac{\epsilon_s}{W}$$

$$W \uparrow \rightarrow C_d \downarrow$$

- Total capacitance:

$$C = \frac{1}{\frac{1}{C_i} + \frac{1}{C_d}} = \frac{C_i C_d}{C_i + C_d}$$




# Semiconductor capacitance at inversion

- Depletion capacitance reach maximum

$$C_d = \frac{\epsilon_s}{W_m}$$

- Inversion carrier capacitance is very large:

$$C_I = \frac{dQ_n}{d\phi_s}$$
$$Q_n \approx \frac{\sqrt{2}kT\epsilon_s}{qL_D} (e^{q\phi_s/kT})^{1/2}$$



# Semiconductor capacitance at inversion


- At low frequency, total capacitance is

$$C = \frac{1}{\frac{1}{C_i} + \frac{1}{C_d + C_I}} \approx C_i$$


$C_I$  is very large

- High frequency, minority carrier can not follow ac signal, total capacitance is:

$$C = \frac{1}{\frac{1}{C_i} + \frac{1}{C_d}} = \frac{C_i C_d}{C_i + C_d}$$




(a) Low Freq.




(b) High Freq.


$(\tau_I \equiv C_I \cdot R_T)$




# MOS capacitance



(a) Low Freq.



(b) High Freq.

$$(\tau_I \equiv C_I \cdot R_T)$$


# Outline


- Metal-insulator-semiconductor FET

- Basic operation and fabrication
- Ideal MOS capacitor
- ▪ Effects of real surfaces
- Threshold voltage
- The MOS field-effect transistor
- Substrate bias effect




# Non-ideal MOS capacitor $\phi_m \neq \phi_s$

Before contact



$$\phi_m \neq \phi_s$$

After contact, at equilibrium




(a) Equilibrium  
 $V = 0$

Copyright ©2015 Pearson Ed

- After contact, electron transfer from metal to semiconductor
- Fermi level alignment  $\rightarrow$  band bending


# Flat band voltage

- Flat band voltage: the voltage to bring the MOS back to flat energy band (no bending)




location, All Rights Reserved

# Effect of doping on work function difference $\phi_{ms}$



Copyright ©2015 Pearson Education, All Rights Reserved




$$E_F - E_i = kT \ln \left( \frac{N_d}{N_i} \right)$$

$$\Rightarrow \phi_s = \chi + \frac{E_g}{2q} - \frac{kT}{q} \ln \left( \frac{N_d}{N_i} \right)$$


$$\Rightarrow \phi_{ms} = \phi_m - \phi_s = \phi_m - \chi - \frac{E_g}{2q} + \frac{kT}{q} \ln \left( \frac{N_d}{N_i} \right)$$

$$N_d \uparrow \Rightarrow \phi_{ms} \uparrow$$

# Effect of charges in the oxide on flatband voltage



# Effect of oxide charge on MOS system



$$\epsilon_{ox} = -\frac{Q_{ox}}{\epsilon_{ox}} \quad 0 < x < x_1$$

$$\Delta V_{FB} = x_1 \epsilon_{ox} = -\frac{x_1 Q_{ox}}{\epsilon_{ox}}$$

$$\Delta V_{FB} = -\frac{x_1 Q_{ox}}{C_{ox} x_{ox}}$$

If  $x_1 = x_{ox}$

$$\Delta V_{FB} = -\frac{Q_{ox}}{C_{ox}}$$



# Combine 2 factors in real surfaces

Work function difference

$$V_{FB} = \phi_{ms}$$

Oxide charge

$$V_{FB} = -\frac{Q_i}{C_i}$$




$$V_{FB} = \phi_{ms} - \frac{Q_i}{C_i}$$

# Outline


- Metal-insulator-semiconductor FET

- Basic operation and fabrication
- Ideal MOS capacitor
- Effects of real surfaces
- Threshold voltage
- The MOS field-effect transistor
- Substrate bias effect




# Threshold voltage

$\phi_m = \phi_s$  and no oxide charge



$$V_T = -\frac{Q_{d\_m}}{C_i} + 2\phi_F$$

$\phi_m \neq \phi_s$  and oxide charge exist




$$V_{FB} = \phi_{ms} - \frac{Q_i}{C_i}$$

$$V_T = \phi_{ms} - \frac{Q_i}{C_i} - \frac{Q_{d\_m}}{C_i} + 2\phi_F$$



# Threshold voltage

$V_T = \phi_{ms}$	$-\frac{Q_i}{C_i}$	$-\frac{Q_{dm}}{C_i}$	$+2\phi_F$
	(-)	(+) n channel (-) n channel	(+) n channel (-) p channel



p channel:

$$\phi_F \downarrow = (E_i - E_F)/q = \frac{kT}{q} \ln \left( \frac{N_i}{N_d \uparrow} \right)$$


$$Q_{d\_m} \uparrow = 2\sqrt{q\epsilon_s N_d \uparrow} \phi_F$$

- n-channel: p substrate
- p-channel : n substrate

# Outline


- Metal-insulator-semiconductor FET

- Basic operation and fabrication
- Ideal MOS capacitor
- Effects of real surfaces
- Threshold voltage



- MOS capacitance-voltage analysis
- The MOS field-effect transistor
- Substrate bias effect


# CV analysis: what information can we get from CV measurement?



(1) Insulator thickness, from

$$C_i = \frac{\epsilon_i}{d}$$

# CV analysis: what information can we get from CV measurement?




(2) Maximum depletion width, from

$$C_{dmin} = \frac{\epsilon_s}{W_m} \quad C_{dmin} = \left( \frac{1}{C_{min}} - \frac{1}{C_i} \right)^{-1}$$

(3) Doping, from

$$W_m = 2 \sqrt{\frac{\epsilon_s k T \ln(N_a/N_i)}{q^2 N_a}}$$

# CV analysis: what information can we get from CV measurement?




## (4) Flatband capacitance

$$C_{debye} = \frac{\epsilon_s}{L_D} \quad L_D = \sqrt{\frac{\epsilon_s kT}{q^2 N_a}}$$

$$C_{FB} = \left( \frac{C_i C_{debye}}{C_i + C_{debye}} \right)$$

## (5) Flatband voltage $V_{FB}$ , from CV plot


# CV analysis: what information can we get from CV measurement?




## (6) Threshold voltage

$$V_T = V_{FB} - \frac{Q_{d\_m}}{C_i} + 2\phi_F$$


# Interface trap



- when the interface state is below the Fermi level, it tends to trap an electron; When the interface state is above the Fermi level, it tends to give up its trapped electrons;
- This charge storage results in interface trap capacitance, which is in parallel with depletion capacitance
- The interface state can keep pace with low frequencies, not the extremely high frequencies.



# CV analysis: what information can we get from CV measurement?




(7) Interface state density, from


$$D_{it} = \frac{1}{q} \left( \frac{C_i C_{LF}}{C_i - C_{LF}} - \frac{C_i C_{HF}}{C_i - C_{HF}} \right)$$



# Mobile ion



(a)



(b)



Copyright ©2015 Pearson Education, All Rights Reserved

Flatband voltage shift due to mobile ion is :

$$\Delta V_{FB} = -\frac{Q_i}{C_i} = -\frac{Q_i}{\epsilon_i}d$$

- When the mobile charge is at oxide/silicon interface  $d = d_{ox}$ ,  $\Delta V_{FB}$  is largest.
- When the mobile charge is located at metal/oxide interface  $d=0$ ,  $\Delta V_{FB}=0$

# CV analysis: what information can we get from CV measurement?




**(8) Mobile ion density, from**


$$Q_m = C_i (V_{FB}^- - V_{FB}^+)$$

Copyright ©2015 Pearson Education, All Rights Reserved

# Substrate type



## Exercise:



Q:

- Is this n type or p type substrate? What is the channel type?
- What is the region in 1, 2, 3? (accumulation, depletion, inversion etc)
- Is this a high-frequency or low frequency CV?
- What is the high frequency CV looks like?

# Outline

- Metal-insulator-semiconductor FET

- Basic operation and fabrication
- Ideal MOS capacitor
- Effects of real surfaces
- Threshold voltage
- MOS capacitance-voltage analysis
- ▪ The MOS field-effect transistor
- Substrate bias effect

# Gate voltage and charge

When  $V_D=0$ :

$$V_G = V_{FB} - \frac{Q_s}{C_i} + \phi_s$$


Voltage to achieve flatband  $\rightarrow V_{FB}$   
 Voltage Due to Charge Across Insulator  $\rightarrow \frac{Q_s}{C_i}$   
 Potential Across Semiconductor  $\rightarrow \phi_s$

$$Q_s = Q_d + Q_n$$

$$Q_n = -C_i \left[ V_G - \left( V_{FB} - \frac{Q_d}{C_i} + \phi_s \right) \right]$$



**Above Threshold ( $V_G > V_T$ ):**

$$Q_n = -C_i(V_G - V_T)$$





# Effect of Drain bias

$V_D = 0$



$$Q_n = -C_i \left( V_G - V_{FB} - 2\phi_F - \frac{1}{C_i} \sqrt{2q\epsilon_s N_a 2\phi_F} \right)$$

$V_D \neq 0$



$$Q_n = -C_i \left( V_G - V_{FB} - 2\phi_F - V_x - \frac{1}{C_i} \sqrt{2q\epsilon_s N_a (2\phi_F + V_x)} \right)$$

# Charge with applied drain voltage


When  $V_D \neq 0$ , there is any voltage rise  $V_x$  from the source at any point  $x$  in channel, if neglecting the variation in  $Q_d$ :

$$Q_n = -C_i(V_G - V_T - V_x)$$

$$I_D = \bar{\mu}_n W |Q_n(x)| \frac{dV_x}{dx}$$

$$I_D = \frac{\bar{\mu}_n W C_i}{L} \left[ (V_G - V_T) V_D - \frac{1}{2} V_D^2 \right]$$


Define  $k_N = \frac{\bar{\mu}_n W C_i}{L}$



Copyright ©2015 Pearson Education, All Rights Reserved



# Potential and electron density distribution



(a) Linear regions

(b) Saturation regions

# Output characteristics: linear region

- Linear region  $V_D < (V_G - V_T)$

$$I_D = \frac{\bar{\mu}_n W C_i}{L} \left[ (V_G - V_T) V_D - \frac{1}{2} V_D^2 \right]$$

If  $V_D \ll (V_G - V_T)$


$$I_D = \frac{\bar{\mu}_n W C_i}{L} (V_G - V_T) V_D$$

**Conductance of the channel**

$$g_D = \frac{\partial I_D}{\partial V_D} \cong \frac{W}{L} \bar{\mu}_n C_i (V_G - V_T)$$

**Transconductance**

$$g_m = \frac{\partial I_D}{\partial V_G} \cong \frac{W}{L} \bar{\mu}_n C_i V_D$$



# Output characteristics: saturation region

- Saturation condition  $V_D \cong (V_G - V_T)$


$$I_D(\text{sat.}) = \frac{W}{2L} \bar{\mu}_n C_i (V_G - V_T)^2 = \frac{W}{2L} \bar{\mu}_n C_i V_D^2(\text{sat.})$$

**Conductance of the channel**



$$g_D = \frac{\partial I_D}{\partial V_D} \cong 0$$

**Transconductance**



$$g_m(\text{sat.}) = \frac{\partial I_D(\text{sat.})}{\partial V_G} \cong \frac{W}{L} \bar{\mu}_n C_i (V_G - V_T)$$



# Output characteristics






n-MOSFET



p-MOSFET


Copyright ©2015 Pearson Education, All Rights Reserved

# Transfer characteristics: linear region



$Q_n = -C_i(V_G - V_T)$  is not valid near  $V_G = V_T$


# Transfer characteristics: Saturation region



Copyright ©2015 Pearson Education, All Rights Reserved

# MOSFET type

- n-MOSFET: p substrate
- p-MOSFET: n substrate
- Enhancement mode transistor: normally off,
  - nMOSFET  $V_T > 0$ , or pMOSFET  $V_T < 0$
- Depletion mode transistor: normally on
  - nMOSFET  $V_T < 0$ , or pMOSFET  $V_T > 0$



## Exercise: MOSFET

Consider an enhancement-mode Si n-MOSFET with a length of  $L = 1\text{ }\mu\text{m}$ , width of  $W = 20\text{ }\mu\text{m}$ , a silicon oxide ( $\epsilon_{\text{SiO}_2} = 0.35 \times 10^{-12} \text{F/cm}$ ) thickness of  $t_{\text{ox}} = 40\text{ nm}$ , and a threshold voltage  $V_T = 1\text{ V}$ . The drain-source voltage  $V_{\text{DS}} = 5\text{ V}$  and the gate voltage  $V_{\text{GS}} = 3\text{ V}$ . Assume zero substrate bias and a mobility of  $300\text{ cm}^2/\text{V}\cdot\text{s}$ .

**Q:**

1. what kind of device is this? (Majority carrier or minority carrier)
2. What is the type of substrate? (n, p or intrinsic)
3. Assume Silicon and Aluminum gate metal work functions of  $\Phi_{\text{Si}} \sim 5\text{ eV}$  &  $\Phi_{\text{Al}} = 4\text{ eV}$ . What type of bias we need to apply to achieve flat band condition? (+, - or no bias)
4. Which operation mode/region is this device in? (linear or saturation)
5. Calculate the drain current ( $I_D$ ).



## Exercise: MOSFET, solution

Consider an enhancement-mode Si n-MOSFET with a length of  $L = 1 \mu\text{m}$ , width of  $W = 20 \mu\text{m}$ , a silicon oxide ( $\epsilon_{\text{SiO}_2} = 0.35 \times 10^{-12} \text{F/cm}$ ) thickness of  $t_{\text{ox}} = 40 \text{ nm}$ , and a threshold voltage  $V_T = 1 \text{ V}$ . The drain-source voltage  $V_{\text{DS}} = 5 \text{ V}$  and the gate voltage  $V_{\text{GS}} = 3 \text{ V}$ . Assume zero substrate bias and a mobility of  $300 \text{ cm}^2/\text{V}\cdot\text{s}$ .

Q:

1. what kind of device is this? (Majority carrier or minority carrier)
2. What is the type of substrate? (n, p or intrinsic)
3. Assume Silicon and Aluminum gate metal work functions of  $\Phi_{\text{Si}} \sim 5 \text{ eV}$  &  $\Phi_{\text{Al}} = 4 \text{ eV}$ . What type of bias we need to apply to achieve flat band condition? (positive, negative, or no bias)
4. Which operation mode/region is this device in? (linear or saturation)
5. Calculate the drain current ( $I_D$ ).


$$I_D(\text{sat.}) = \frac{W}{2L} \bar{\mu}_n C_i V_D^2(\text{sat.})$$

$$C_i = \frac{\epsilon_{\text{SiO}_2}}{t_{\text{ox}}}$$

# Outline


- Metal-insulator-semiconductor FET

- Basic operation and fabrication
- Ideal MOS capacitor
- Effects of real surfaces
- Threshold voltage
- MOS capacitance-voltage analysis
- The MOS field-effect transistor



- Substrate bias effect

# Substrate bias effect



Copyright ©2015 Pearson Education, All Rights Reserved

When a reverse bias is applied between substrate and the source, the depletion region is widened and the depletion charge changes to:

$$Q'_d = 2\epsilon_s q N_a (2\phi_F - V_B)^{1/2}$$

The change in threshold voltage due to substrate bias is:

$$\Delta V_T = \frac{\sqrt{2\epsilon_s q N_a}}{C_i} [(2\phi_F - V_B)^{1/2} - (2\phi_F)^{1/2}]$$