ECE 340: Semiconductor Electronics

Chapter 6: Field-effect transistors

Prof. Wenjuan Zhu

Department of Electrical and Computer Engineering University of Illinois at Urbana-Champaign


Outline

Metal-insulator-semiconductor FET



- Basic operation and fabrication
 - Ideal MOS capacitor
 - Effects of real surfaces
 - Threshold voltage
 - The MOS field-effect transistor
 - Substrate bias effect


MOSFET structure and band diagram



- Channel current is controlled by a voltage applied at a gate electrode
- A positive voltage applied to the gate induces positive charge in the metal of the gate
- In the semiconductor, negative charges are induced in response to the positive charge on the gate
- The induced electrons are mobile and form a conductive channel
- Threshold Voltage V_T : voltage required to induce a conductive channel ("normally off" device)


MOSFET at various operating conditions

Linear region




• At small drain bias V_D , channel is a gate controlled resistor

Onset of saturation at pinch-off



• When $V_D = V_G - V_{T_j}$ the channel is pinched off


Strong saturation



• When $V_D > V_G - V_{T_s}$ the pinch off point move more into the channel

MOSFET at various operating conditions

Linear region



Outline


- Metal-insulator-semiconductor FET
 - Basic operation and fabrication



- Ideal MOS capacitor
- Effects of real surfaces
- Threshold voltage
- The MOS field-effect transistor
- Substrate bias effect

Ideal MOS capacitor at equilibrium


"Ideal": $\phi_m = \phi_s$ and no other defect or trap charges



At equilibrium, Fermi level line up, no band bending

Ideal MOS structure at accumulation

Positive voltage on p-substrate (similar to forward bias in pn junction)



Majority carrier hole accumulated at the surface


Ideal MOS structure at depletion and inversion

Negative voltage on p-substrate (similar to reverse bias in pn junction)

Depletion

Inversion

Strong inversion



- Majority carrier hole is driven away, i.e depleted at the surface → form depletion region
- Minority carrier is attracted to the surface:

When $n \ge n_i$ ($\phi_s = \phi_F$): inversion


When $n \ge p_o$ ($\phi_s = 2\phi_F$): strong inversion

MOS channel: strong inversion

 In the case where Φ_s has moved past the intrinsic level by an amount Φ_F the material is as n-type as it was p-type and is in "strong inversion"

Strong Inversion:

$$\phi_s(inv.) = 2\phi_F = 2\frac{kT}{q}\ln\frac{N_a}{n_i}$$



Carrier Concentration

For electrons:

At neutral region:


$$n_0 = n_i e^{(E_F - E_i)/kT} = n_i e^{-q\Phi_F/kT}$$

At any position x:

$$n = n_i e^{-q(\Phi_F - \Phi)/kT} = n_0 e^{q\Phi/kT}$$

For holes:

$$p_0 = n_i e^{q\Phi_F/kT}$$
$$p = p_0 e^{q\Phi/kT}$$



Solving for electric field and band bending

Poisson's equation:

$$\frac{\partial^2 \boldsymbol{\phi}}{\partial x^2} = \frac{d\mathcal{E}(x)}{dx} = \frac{q}{\epsilon_s} (p - n + N_d^+ - N_a^-)$$

Electric field:

$$\mathcal{E} = \frac{\sqrt{2}kT}{qL_D} \left[\left(e^{-q\boldsymbol{\phi}/kT} + \frac{q\boldsymbol{\phi}}{kT} - 1 \right) + \frac{n_0}{p_o} \left(e^{q\boldsymbol{\phi}/kT} - \frac{q\boldsymbol{\phi}}{kT} - 1 \right) \right]^{1/2}$$

• Surface electric field (x=0, $\phi = \phi_s$):

$$\mathcal{E}_{s} = \frac{\sqrt{2}kT}{qL_{D}} \left[\left(e^{-q\boldsymbol{\phi}_{s}/kT} + \frac{q\boldsymbol{\phi}_{s}}{kT} - 1 \right) + \frac{n_{0}}{p_{o}} \left(e^{q\boldsymbol{\phi}_{s}/kT} - \frac{q\boldsymbol{\phi}_{s}}{kT} - 1 \right) \right]^{1/2}$$


Where
$$L_D = \sqrt{\frac{\epsilon_s kT}{q^2 p_o}}$$
 Debye screening length

Space-charge density vs surface potential


Space charge density

$$Q_S = -\epsilon_S \mathcal{E}_S$$

- When the surface potential is zero, the net space charge is zero
- When the surface potential is negative, majority carriers (holes) are attracted to the surface forming an accumulation layer
- When the surface potential is positive, initially a depletion region forms (space charge), and then an inversion layer with mobile electrons



Charge density, field and potential at inversion



Depletion width and depletion capacitance

MOS capacitor

n+--p junction

$$W = \left[\frac{2\epsilon_s \phi_s}{qN_a}\right]^{1/2} \qquad \qquad W = \left[\frac{2\epsilon_s (V_0 - V_a)}{qN_a}\right]^{1/2}$$
depletion capacitance $C_d = \frac{\epsilon_s}{W}$

depletion charge

$$Q_d = -qN_aW$$

Threshold voltage

- Unlike pn junction, minority carrier can pile up at the surface, since insulator block its way to diffuse to metal.
- When $n \ge p_o$ ($\phi_s = 2\phi_F$, strong inversion, $n \ge N_a$), further increase in voltage result in stronger inversion rather than more depletion.
- Maximum depletion width:

The maximum depletion charge:

$$Q_{d_m} = -qN_aW_m$$

Threshold voltage:

$$V_T = -\frac{Q_{d_m}}{C_i} + 2\boldsymbol{\phi_F}$$
 Ideal case

V >> 0 E_{c} E_{i} E_{Fm} M O S

Voltage drop on insulator


Voltage drop on semiconductor

MOS capacitance


Total MOS capacitance:

$$\frac{1}{C} = \frac{1}{C_i} + \frac{1}{C_s}$$
Insulator Semiconductor capacitance
$$C_i = \frac{\epsilon_i}{d}$$

$$C_s = \frac{dQ_s}{d\phi_s}$$



Insulator capacitance




The relative permittivity (ϵ_r or k): is dielectric permittivity expressed as a ratio relative to the permittivity of vacuum

$$\epsilon_r = \frac{\epsilon_i}{\epsilon_0}$$
 vacuum permittivity $\epsilon_0 = 8.85 \times 10^{-12} \, \mathrm{F/m}$

SiO₂ relative permittivity: 3.9

High-k dielectric: insulators with relative permittivity higher than SiO_2 (3.9)



Semiconductor capacitance at accumulation

• Semiconductor capacitance is very high due to the steep slope of Q_s vs ϕ_s plot:


$$C_{s} = \frac{dQ_{s}}{d\phi_{s}} = \frac{dQ_{p}}{d\phi_{s}}$$


$$Q_{p} = \frac{\sqrt{2}kT\epsilon_{s}}{qL_{D}} \left(e^{-q\phi_{s}/kT}\right)^{1/2}$$

 C_s is very large, $\gg C_i$

Total capacitance:

$$C \approx C_i$$





Semiconductor capacitance at depletion


Depletion capacitance:


$$C_d = \frac{\epsilon_s}{W}$$

$$W \uparrow \rightarrow C_d \downarrow$$

Total capacitance:

$$C = \frac{1}{\frac{1}{C_i} + \frac{1}{C_d}} = \frac{C_i C_d}{C_i + C_d}$$





Semiconductor capacitance at inversion


 Depletion capacitance reach maximum

$$C_d = \frac{\epsilon_s}{W_m}$$

 Inversion carrier capacitance is very large:

$$C_{I} = \frac{dQ_{n}}{d\phi_{s}}$$

$$Q_{n} \approx \frac{\sqrt{2}kT\epsilon_{s}}{qL_{D}} \left(e^{q\phi_{s}/kT}\right)^{1/2}$$



Semiconductor capacitance at inversion


At low frequency, total capacitance is

$$C = \frac{1}{\frac{1}{C_i} + \frac{1}{C_d + C_I}} \approx C_i$$

$$C_I \text{ is very large}$$

High frequency, minority carrier can not follow ac signal, total capacitance is:

$$C = \frac{1}{\frac{1}{C_i} + \frac{1}{C_d}} = \frac{C_i C_d}{C_i + C_d}$$




(b) High Freq.
$$C_I$$

$$(\tau_I \equiv C_I \cdot R_T)$$

$$C_i$$

$$C_D$$

MOS capacitance



Outline

- Metal-insulator-semiconductor FET
 - Basic operation and fabrication
 - Ideal MOS capacitor




- Effects of real surfaces
- Threshold voltage
- The MOS field-effect transistor
- Substrate bias effect


Non-ideal MOS capacitor $\phi_m \neq \phi_s$

Before contact

After contact, at equilibrium



$$\phi_m \neq \phi_s$$




Equilibrium V = 0

Copyright @2015 Pearson Ed

- After contact, electron transfer from metal to semiconductor
- Fermi level alignment → band bending


Flat band voltage

 Flat band voltage: the voltage to bring the MOS back to flat energy band (no bending)




ucation, All Rights Reserved


Effect of doping on work function difference ϕ_{ms}





Effect of charges in the oxide on flatband voltage




Effect of oxide charge on MOS system









$$\varepsilon_{ox} = -\frac{Q_{ox}}{\epsilon_{ox}} \qquad 0 < x < x_1$$

$$\Delta V_{FB} = x_1 \mathcal{E}_{ox} = -\frac{x_1 Q_{ox}}{\epsilon_{ox}}$$

$$\Delta V_{FB} = -\frac{x_1 Q_{ox}}{C_{ox} x_{ox}}$$


If
$$x_1 = x_{ox}$$

$$\Delta V_{FB} = -\frac{Q_{ox}}{C_{ox}}$$

Combine 2 factors in real surfaces

Work function difference

Oxide charge



Outline


- Metal-insulator-semiconductor FET
 - Basic operation and fabrication
 - Ideal MOS capacitor
 - Effects of real surfaces



- Threshold voltage
- The MOS field-effect transistor
- Substrate bias effect


Threshold voltage

 $\phi_m = \phi_s$ and no oxide charge



$$V_T = -\frac{Q_{d_m}}{C_i} + 2\boldsymbol{\phi_F}$$

 $\phi_m \neq \phi_s$ and oxide charge exist




$$V_{FB} = \phi_{ms} - \frac{Q_i}{C_i}$$

$$V_T = \boldsymbol{\phi_{ms}} - \frac{\boldsymbol{Q_i}}{\boldsymbol{C_i}} - \frac{Q_{d_m}}{\boldsymbol{C_i}} + 2\boldsymbol{\phi_F}$$

Threshold voltage

$V_T = \boldsymbol{\phi_{ms}}$	$-\frac{Q_i}{C_i}$	$-\frac{Q_{d_m}}{C_i}$	$+2\phi_{F}$
	(-)	(+) n channel	(+) n channel (-) p channel



p channel:

$$\phi_F \downarrow = (E_i - E_F)/q = \frac{kT}{q} ln \left(\frac{N_i}{N_d \uparrow} \right)$$

$$Q_{d\ m} \uparrow = 2\sqrt{q\epsilon_s N_d \uparrow \phi_F}$$

- n-channel: p substrate
- p-channel : n substrate


Outline

- Metal-insulator-semiconductor FET
 - Basic operation and fabrication
 - Ideal MOS capacitor
 - Effects of real surfaces
 - Threshold voltage



- MOS capacitance-voltage analysis
- The MOS field-effect transistor
- Substrate bias effect


CV analysis: what information can we get from CV measurement?



(1) Insulator thickness, from

$$C_i = \frac{\epsilon_i}{d}$$

CV analysis: what information can we get from CV measurement?




(2) Maximum depletion width, from

$$C_{dmin} = \frac{\epsilon_s}{W_m}$$
 $C_{dmin} = \left(\frac{1}{C_{min}} - \frac{1}{C_i}\right)^{-1}$ $W_m = 2\sqrt{\frac{\epsilon_s kT \ln(N_a/N_i)}{q^2 N_a}}$

(3) **Doping**, from

$$\boldsymbol{W_m} = 2\sqrt{\frac{\epsilon_s kT \ln(N_a/N_i)}{q^2 N_a}}$$

CV analysis: what information can we get from CV measurement?




(4) Flatband capacitance

$$C_{debye} = \frac{\epsilon_s}{L_D}$$
 $L_D = \sqrt{\frac{\epsilon_s kT}{q^2 N_a}}$

$$C_{FB} = \left(\frac{C_i C_{debye}}{C_i + C_{debye}}\right)$$

(5) Flatband voltage V_{FB} , from CV plot


CV analysis: what information can we get from CV measurement?




(6) Threshold voltage

$$V_T = \mathbf{V_{FB}} - \frac{Q_{d_m}}{C_i} + 2\boldsymbol{\phi_F}$$


Interface trap





- when the interface state is below the Fermi level, it tends to trap an electron; When the interface state is above the Fermi level, it tends to give up its trapped electrons;
- This charge storage results in interface trap capacitance, which is in parallel with depletion capacitance
- The interface state can keep pace with low frequencies, not the extremely high frequencies.


CV analysis: what information can we get from CV measurement?




(7) Interface state density, from

$$D_{it} = \frac{1}{q} \left(\frac{C_i C_{LF}}{C_i - C_{LF}} - \frac{C_i C_{HF}}{C_i - C_{HF}} \right)$$

Mobile ion



(a)





Flatband voltage shift due to mobile ion is:

$$\Delta V_{FB} = -\frac{Q_i}{C_i} = -\frac{Q_i}{\epsilon_i} \mathbf{d}$$

- When the mobile charge is at oxide/silicon interface $d = d_{ox}$, ΔV_{FB} is largest.
- When the mobile charge is located at metal/oxide interface d=0, ΔV_{FB} =0

CV analysis: what information can we get from CV measurement?







(8) Mobile ion density, from

$$Q_m = C_i(V_{FB}^- - V_{FB}^+)$$


Substrate type



n-Type Substrate (Well)



Exercise:



Q:

- Is this n type or p type substrate? What is the channel type?
- What is the region in 1, 2, 3? (accumulation, depletion, inversion etc)
- Is this a high-frequency or low frequency CV?
- What is the high frequency CV looks like?

Outline


- Metal-insulator-semiconductor FET
 - Basic operation and fabrication
 - Ideal MOS capacitor
 - Effects of real surfaces
 - Threshold voltage
 - MOS capacitance-voltage analysis



- The MOS field-effect transistor
- Substrate bias effect


Gate voltage and charge

When $V_D=0$:



$$Q_S = Q_d + Q_n$$

$$Q_n = -C_i \left[V_G - \left(V_{FB} - \frac{Q_d}{C_i} + \phi_S \right) \right]$$




Q (charge per


Above Threshold ($V_G > V_T$):

$$Q_n = -C_i(V_G - V_T)$$


Effect of Drain bias







$$Q_n = -C_i \left(V_G - V_{FB} - 2\phi_F - \frac{1}{C_i} \sqrt{2q\epsilon_s N_a 2\phi_F} \right)$$



$$Q_n = -C_i \left(V_G - V_{FB} - 2\phi_F - V_x - \frac{1}{C_i} \sqrt{2q\epsilon_s N_a (2\phi_F + V_x)} \right)$$

Charge with applied drain voltage


When $V_D \neq 0$, there is any voltage rise V_x from the source at any point x in channel, if neglecting the variation in Q_d :

$$Q_n = -C_i(V_G - V_T - V_x)$$


$$I_D = \overline{\mu_n} W|Q_n(x)| \frac{dV_x}{dx}$$

$$I_D = \frac{\overline{\mu_n} WC_i}{L} \left[(V_G - V_T)V_D - \frac{1}{2}V_D^2 \right]$$

Define
$$k_N = \frac{\overline{\mu_n}WC_i}{L}$$



Potential and electron density distribution



- (a) Linear regions
- (b) Saturation regions

Output characteristics: linear region

• Linear region $V_D < (V_G - V_T)$


$$I_D = \frac{\overline{\mu_n} WC_i}{L} \left[(V_G - V_T)V_D - \frac{1}{2}V_D^2 \right]$$

If
$$V_D << (V_G - V_T)$$

$$I_D = \frac{\overline{\mu_n} W C_i}{L} (V_G - V_T) V_D$$

Conductance of the channel

$$g_D = \frac{\partial I_D}{\partial V_D} \cong \frac{W}{L} \overline{\mu_n} C_i (V_G - V_T)$$



Transconductance

$$g_m = \frac{\partial I_D}{\partial V_G} \cong \frac{W}{L} \overline{\mu_n} C_i V_D$$

Output characteristics: saturation region

• Saturation condition $V_D \cong (V_G - V_T)$


$$I_D(sat.) = \frac{W}{2L} \overline{\mu_n} C_i (V_G - V_T)^2 = \frac{W}{2L} \overline{\mu_n} C_i V_D^2(sat.)$$

Conductance of the channel


$$g_D = \frac{\partial I_D}{\partial V_D} \cong 0$$

Transconductance


$$g_m(\text{sat.}) = \frac{\partial I_D(sat.)}{\partial V_G} \cong \frac{W}{L} \overline{\mu_n} C_i (V_G - V_T)$$




Output characteristics




Transfer characteristics: linear region






 $Q_n = -C_i(V_G - V_T)$ is not valid near $V_G = V_T$

Transfer characteristics: Saturation region



MOSFET type

- n-MOSFET: p substrate
- p-MOSFET: n substrate
- Enhancement mode transistor: normally off,
 - nMOSFET V_T >0, or pMOSFET V_T <0
- Depletion mode transistor: normally on
 - nMOSFET V_T <0, or pMOSFET V_T >0



Exercise: MOSFET

Consider an enhancement-mode Si n-MOSFET with a length of L= 1 µm, width of W = 20 µm, a silicon oxide (ϵ_{SiO2} =0.35x10⁻¹²F/cm) thickness of t_{OX}=40 nm, and a threshold voltage V_T=1 V. The drain-source voltage V_{DS}=5 V and the gate voltage V_{GS}=3 V. Assume zero substrate bias and a mobility of 300 cm²/V·s.

Q:

- 1.what kind of device is this? (Majority carrier or minority carrier)
- 2. What is the type of substrate? (n, p or intrinsic)
- 3. Assume Silicon and Aluminum gate metal work functions of Φ_{SI} ~ 5 eV & Φ_{AI} =4 eV. What type of bias we need to apply to achieve flat band condition? (+, or no bias)
- 4. Which operation mode/region is this device in? (linear or saturation)
- **5.** Calculate the drain current (ID).

Exercise: MOSFET, solution

Consider an enhancement-mode Si n-MOSFET with a length of L= 1 µm, width of W = 20 µm, a silicon oxide (ϵ_{SiO2} =0.35x10⁻¹²F/cm) thickness of t_{OX}=40 nm, and a threshold voltage V_T=1 V. The drain-source voltage V_{DS}=5 V and the gate voltage V_{GS}=3 V. Assume zero substrate bias and a mobility of 300 cm²/V·s.

Q:

- 1.what kind of device is this? (Majority carrier or minority carrier)
- 2. What is the type of substrate? (n, p or intrinsic)
- 3. Assume Silicon and Aluminum gate metal work functions of Φ_{SI} ~ 5 eV & Φ_{AI} =4 eV. What type of bias we need to apply to achieve flat band condition? (positive, <u>negative</u>, or no bias)
- 4. Which operation mode/region is this device in? (linear or saturation)
- **5.** Calculate the drain current (I_D).

$$I_D(sat.) = \frac{W}{2L} \overline{\mu_n} C_i V_D^2(sat.)$$
 $C_i = \frac{\boldsymbol{\epsilon_{sio2}}}{\mathbf{t_{ox}}}$


Outline

- Metal-insulator-semiconductor FET
 - Basic operation and fabrication
 - Ideal MOS capacitor
 - Effects of real surfaces
 - Threshold voltage
 - MOS capacitance-voltage analysis
 - The MOS field-effect transistor



Substrate bias effect

Substrate bias effect



When a reverse bias is applied between substrate and the source, the depletion region is widen and the depletion charge is changes to:

$$Q_d' = 2\epsilon_S q N_a (2\phi_F - V_B)^{1/2}$$

The change in threshold voltage due to substrate bias is:

$$\Delta V_T = \frac{\sqrt{2\epsilon_s q N_a}}{C_i} \left[(2\phi_F - V_B)^{1/2} - (2\phi_F)^{1/2} \right]$$