

EDA的技术特征

- · 以超大规模IC为基础
- · 以高性能计算机及软件为平台
- · 多学科综合
- 实现电子产品从设计到生产全过程自动化
- 电路软件化一软件即是电路 用计算机程序描述电路
- · 电路的描述形式

HDL Hardware Description Language

- · 开始接触,使用一种可编程器件
- · 开始了解,使用一种EDA软件
- · 开始学习,使用一种硬件描述语言

· Multisim / Ultiboard: 界面好,大学实验室,教学(电子工艺实习)

· Quartus II: 数字电路,主要用于数字系统(PLD)设计和下载

· OrCAD PSpice:精确,主要用于模拟电路设计、仿真, 科研开发

..........


wang_hong@tsinghua.edu.cn 🥻 🕉 🦼


消華大学


"组合电路"内容:


• 组合逻辑电路的特点

- 编码器
- 组合逻辑电路的分析与设计方法
- 译码器
- · 常见的组合电路模块的使用
- 数据选择器加法器
- 组合逻辑电路中的竞争冒险
- 数值比较器
- ・ 开始接触 PLD , EDA, HDL

















































































5.5 边沿触发的触发器


为了提高可靠性,增强抗干扰能力, 希望触发器的次态<u>仅取决于**CLK**的下降沿(或上升沿)到来</u> 时的输入信号状态,与在此前、后输入的状态没有关系。


用CMOS传输门的边沿触发器 维持阻塞触发器 用门电路+pd的边沿触发器


wang_hong@tsinghua.edu.cn












































Um, about that hold time...

The master's contamination delay must meet the hold time of the slave

CLK

Consider HOLD TIME requirement for slave:

Negative (1→0) clock transition → slave freezes data:

SHOULD be no output glitch, since master held constant data; BUT

master output contaminated by change in G input!

HOLD TIME of slave not met, UNLESS we assume sufficient contamination delay in the path to its D input!

Accumulated t_{CD} thru inverter, G → Q path of master must cover slave t_{HOLD} for this design to work!

