

















































## Key Problem (Both Verilog AND VHDL)

- · Original use as modeling and simulation tools
- · Goal was to let designers simulate circuits
  - Synthesis came later
- Semantics defined in terms of discrete-event simulation, not hardware
- · Leads to peculiar behavior, particularly concerning latches
  - Latches don't necessarily appear when you think they should ("reg" declaration doesn't necessarily mean a latch)
  - Latches appear when you aren't expecting them (when Verilog decides there is undefined state)
- US Patent 6,725,187: "Compiling Verilog into Timed Finite State Machines"
- · Key lesson: be careful!

wang\_hong@tsinghua.edu.cn

