General strategy

- 1. make L1 cache almost unchanged from mp2
- 2. arbiter always prioritize instruction miss than data miss
- 3. make L2 cache 4-way, 256 bit/line, with a pseudo-LRU replacement policy

Interfaces

```
module arbiter(
      input i read, i address, d read, d address, L2 resp, L2 rdata
      output i resp, L2 read, L2 address, d resp
);
module L1_icache(
      input i_address, arbiter_resp,
      output i_resp, i_read, i_rdata
);
module L1 dcache
      input d address, arbiter resp,
      output d_resp, d_read, d_rdata
);
module L2 cache(
      input L2_read, L2_address, pmem_resp, pmem_rdata,
      output L2_resp, L2_rdata. pmem_read, pmem_write
);
```

Cache state diagram

