

Homework 2 (5%) Due: 2:00 PM, Friday 30 Sept.**Counting and Functional Simulation****Overview**

The purpose of this homework is to make a sequential counter design with multiple features.

Universal Counter Features

All counters that you will implement will output a 16-bit unsigned number. They will have the following I/O:

- clk: input clock
- rst: input active-high reset signal (i.e. reset upon “1”)
- cnt_en: input enable signal for counting (i.e. when this is “1”, count upon the rising clock edge)
- cnt: output 4-bit unsigned vector

Tasks:

- 1) Produce the following 4 counters.
 - a) CounterA: Verilog, Counts UP, Upon reset: sets its value to the FIRST digit of your N number
 - b) CounterB: VHDL, Counts DOWN, Upon reset: sets its value to the LAST digit of your N number

Note: For the VHDL you may use either `std_logic_unsigned` or `numeric_std`.

- 2) Perform a functional simulation of each of the 2 counters. Ensure you test all functionality. Capture a screenshot of the functional simulation for each counter.
- 3) Synthesize the designs to the schematic. Capture a screenshot of the schematic for each counter.
- 4) Implement each design for your FPGA hardware. Send the 16-bit ‘cnt’ output to the LEDs, and use switches for inputs ‘rst’ and ‘cnt_en’. Use the board’s 100MHz clock for the clk.
- 5) Record the counters operating on your FGPA hardware (show all behaviors). Keep the video less than 60 seconds in length. It should show both counters operating and the switches. Explain audibly during the video what you are doing at each moment.
- 6) Write a short report which includes the figures from “2)” and “3)” and explains them (i.e. explain the key features in the schematics). If there are differences between the Verilog and VHDL hardware, note them and try to explain the differences.

Deliverables:

1. Submit a zip file with your Xilinx projects (including the VHDL and Verilog files) and the PDF report. Include a link to the video or the video file in the zip.
2. Annotate each source file with a comment in the first line stating if Copilot was used or not (this will not impact your grade).