Digital Design Group Project EENG 28010


UART Transmitter and Receiver Modules

Dr. Faezeh Arab Hassani Department of Electrical and Electronic Engineering




- **□** UART
- □ UART Transmitter (Tx) Module
- ☐ UART Receiver (Rx) Module






We don't have parity bit in the RS-232 frame. Parity bit describes the evenness or oddness of a number. The parity bit is a way for the receiving UART to tell if any data has changed during transmission.



EENG28010, UART: Tx and Rx, Faezeh Arab Hassani

University of BRISTOL



A separate register 2 ensures no changes in output

Baud Rate

- Baud is a common unit of rate measurement, which is one of the components that determine the speed of communication over a data channel.
- Baud can be expressed in bits per second.
- Baud rate for the UART device is 9600. If the clock frequency (f) is 100 MHz, [round(f/Baud)-1] will give you the number of clocks that are required to transfer a single bit. (e.g. 10416 that can be presented as '10100010110000'). => We need to have a counter named as bitTmr) to count the number of clocks.
- BIT_TMR_MAX is the maximum number of 10416 or '10100010110000'.
- When bitTmr = BIT_TMR_MAX => bitDone = '1'




The Other Counter

•

- ☐ We need to have a counter named as bitIndex to count the number of bits received by register 1
- When all of 10 bits are received => BIT_INDEX_MAX = 10





Entity

```
10
```

```
38
   library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
39
40
      use IEEE.std_logic_unsigned.all;
41
42
    pentity UART_TX_CTRL is
    Port ( SEND : in STD_LOGIC;
43
44
                 DATA : in STD_LOGIC_VECTOR (7 downto 0);
                 CLK : in STD_LOGIC;
45
46
                 READY : out STD_LOGIC;
                 UART TX : out STD LOGIC);
47
48
      end UART_TX_CTRL;
49
                                               University of BRISTOL
```

Architecture: Signals, Type, Constants

```
type TX_STATE_TYPE is (RDY, LOAD_BIT, SEND_BIT);

constant BIT_TIME_MAX : std_logic_vector(13 downto 0) := "10100010110000"; --10416 = (round(100MHz / 9600)) - 1

constant BIT_INDEX_MAX : natural := 10;

--Counter that keeps track of the number of clock cycles the current bit has been held stable over the

--UART TX line. It is used to signal when the next bit should be transmitted

signal bitTmr : std_logic_vector(13 downto 0) := (others => '0');

--combinatorial logic that goes high when bitTmr has counted to the proper value to ensure

--a 9600 band rate

signal bitDone : std_logic;

--contains the index of the next bit in txData that needs to be transferred

signal bitIndex : natural;

--a register that holds the current data being sent over the UART TX line

signal txBit : std_logic := '1'; register 2 P H signal

--A register that contains the whole data packet to be sent, including start and stop bits.

signal txData : std_logic_vector(9 downto 0);

signal txState : TX_STATE_TYPE := RDY;
```



```
1 Process for Next State Logic
12
            --Next state logic
                                                                               RDY
     78
          next_txState_process : process (CLK)
                                                                                         SEND = '1'
     79
          begin
                                                                        SEND = '1'
& bitDone = '0' & bitIndex
BIT_INDEX_MAX
     80
                     if (rising_edge(CLK)) then
     81
                             case txState is
     82
                             when RDY =>
     83
          白
                                     if (SEND = '1') then
                                                                    SEND_BIT
                                                                                        LOAD_BIT
     84
                                              txState <= LOAD_BIT;
                                     end if;
     85
                             when LOAD_BIT =>
     86
     87
                                     txState <= SEND_BIT;
                             when SEND BIT =>
     89
         中日十日
                                     if (bitDone = '1') then
                                              if (bitIndex = BIT_INDEX_MAX) then
     90
     91
                                                      txState <= RDY;</pre>
     92
                                                       txState <= LOAD_BIT;</pre>
     94
                                              end if;
     95
                                     end if;
     96
                             when others=> --should never be reached
     97
                                     txState <= RDY;</pre>
     98
                             end case;
     99
    100
            end process;
    101
                                                                              University of BRISTOL
     EENG28010, UART: Tx and Rx, Faezeh Arab Hassani
```

1 Process for bitTmr Dit_timing_process : process (CLK) 103 if (rising_edge(CLK)) then 104 105 if (txState = RDY) then 106 bitTmr <= (others => '0'); 107 else 108 if (bitDone = '1') then 109 bitTmr <= (others => '0'); 110 else 111 bitTmr <= bitTmr + 1; end if; 112 end if; 113 114 end if; 115 end process; 116 117 bitDone <= '1' when (bitTmr = BIT_TMR_MAX) else 118 University of BRISTOL EENG28010, UART: Tx and Rx, Faezeh Arab Hassani

1 Process for bitIndex

```
119
     bit_counting_process : process (CLK)
120
121
      begin
     中中一中
122
               if (rising_edge(CLK)) then
123
                        if (txState = RDY) then
124
                               bitIndex <= 0;
125
                        elsif (txState = LOAD_BIT) then
126
                                bitIndex <= bitIndex + 1;</pre>
127
                        end if;
128
               end if;
129
      end process;
130
```

University of BRISTOL

1 Process for Data Latch (Register 1)

University of BRISTOL


EENG28010, UART: Tx and Rx, Faezeh Arab Hassani

15


```
1 Process for Register 2
16
   140
         tx_bit_process : process (CLK)
   141
         begin
         自自上
   142
                    if (rising_edge(CLK)) then
   143
                             if (txState = RDY) then
                                     txBit <= '1'; already finish the 8 bit data
   144
   145
         阜
                             elsif (txState = LOAD_BIT) then
   146
                                     txBit <= txData(bitIndex);</pre>
   147
                             end if;
   148
                    end if;
   149
          end process;
   150
   151
          UART_TX <= txBit;</pre>
          READY <= '1' when (txState = RDY) else
   152
   153
                                     101;
   154
   155
           end Behavioral;
   156
                                                      University of BRISTOL
   EENG28010, UART: Tx and Rx, Faezeh Arab Hassani
```

- UART
- □ UART Transmitter (Tx) Module
- ☐ UART Receiver (Rx) Module






- A separate register ensures no changes in output
- Frame error (fe) if start bit is not '0' and stop bit not '1'
- Overrun error (oe) if previous data has not been read yet (i.e. rxDone ≠ '1')



The Other Counter

■ We need to have a counter named as bitCount to count the number of bits received by shift register

University of BRISTOL



Entity

```
66
         library ieee;
          use ieee.std_logic_1164.all;
67
68
         use ieee.std_logic_unsigned.all;
69
      F entity UART_RX_CTRL is
71 port(
                      in std_logic; -- serial data in
sysclk: in std_logic; -- system clock
reset: in std_logic; -- synchronous reset
rxDone: in std_logic; -- data succesfully read (active high)
               RxD: in std_logic;
72
73
74
75
                       rcvDataReg: out std_logic_vector(7 downto 0); -- received data
                       dataReady: out std_logic; -- data ready to be read
setOE: out std_logic; -- overrun error (active high)
setFE: out std_logic -- frame error (active high)
78
79
        end UART_RX_CTRL;
80
81
82
```




Architecture: Signals, Constant, Types





1 Process for Next State



1 Process for State Register



1 Process for bitTmr and baudClkX8Count

```
-- divide a baud (bit) cycle into 8 segments
bit_timing_process: process (sysclk)
begin

if rising_edge(sysclk) then

if reset ='!' then

bitTmr <= 0;

baudClkX8Count <= TRUE then -- detecting serial data

if bitTmr = BAUDX8_TMR_MAX then -- completed 1 baud "segment"

bitTmr <= 0;

baudClkX8Count <= baudClkX8Count + 1;

else -- not completed a baud "segment"

bitTmr <= bitTmr <= bitTmr + 1;

then

bitTmr <= bitTmr <= bitTmr + 1;

end if;

end if;

end if;

end if;

end if;

end if;

end process;
```



1 Process for bitCount

```
200
201
        -- count number of bits that have been sampled
202
    bit_counting_process : process (sysclk)
   begin

G
203
204
        if rising_edge(sysclk) then
205
                    if reset ='1' then
206
                             bitCount <= 0;
207
                      else
208
                             if currentState = RECV_DATA then
209
                                   bitCount <= bitCount + 1;
210
                             elsif currentState = IDLE then
211
                                    bitCount <= 0;
212
                             end if;
213
                     end if;
214
             end if;
215
         end process;
216
```



1 Process for Data Shift (Shift Register)



1 Process for Data Latch



1 Process for Register 251 -- shift data in serially when ready to be sampled 252 中 RxD_register: process (sysclk) 253 begin 254 if rising_edge(sysclk) then if reset ='1' then 255 256 RxD_reg <= '1';</pre> 257 else 258 RxD_reg <= RxD;</pre> 259 end if; 260 end if; 261 end process; 262

University of BRISTOL

EENG28010, UART: Tx and Rx, Faezeh Arab Hassani

end RCVR;

dataReady <= regFull;

30

263

264 265

266