CU Schedules 

Xinyu Jiang



## CSCI 3753 - Godley - Operating Systems Home / My courses / Summer 2019 / CSCI3753-SU19 / 9 July - 15 July / Problem Set 3

**Grade** 10.00 out of 10.00 (100%)

| SEC | ΓΙΟ | NS |
|-----|-----|----|

1

3

4


| Started on   | Thursday, 11 July 2019, 8:50 PM  |
|--------------|----------------------------------|
| State        | Finished                         |
| Completed on | Thursday, 11 July 2019, 10:11 PM |
| Time taken   | 1 hour 21 mins                   |
| Marks        | 110.00/110.00                    |
|              |                                  |

5

6

8

9



Problem Set 3 2019/8/8

Schedules

CU

Correct Mark 20.00 out of 20.00 SECTIONS 1 3 4 5 6

8

9

of 16 fram Unallocated page is the same size as a physical frame, and that 4 entries in a րe also that within the process' allocated page table fills up a frame of me 4-6 address spaces, there are two pages or snared code 'X' and 'Y' common to both address spaces of Frame #10 and #12, respectively.

Xinyu Jiang

Complete the following design for a memory management system that can store these two processes and their 0-3 Unallocated ragging the answers to their corresponding position in the following tables.

Note: The "Unallocated" option can be dragged and dropped multiple times.

| P1's Page Table |          | P2's Page Table |         |          |             |
|-----------------|----------|-----------------|---------|----------|-------------|
| Logical         | Physical | Shared          | Logical | Physical | Shared Code |
| Page            | Frame    | Code            | Page    | Frame    | Shared Code |
| 0               | 1        |                 | 0       | 0        |             |
| 1               | 2        |                 | 1       | 11       |             |
| 2               | 3        |                 | 2       | 10       | <b>✓</b>    |
| 3               | 8        |                 | 3       | 12       | •           |
| 4               | 9        |                 |         |          |             |
| 5               | <b>✓</b> | Υ               |         |          |             |
| 6               | •        | X               |         |          |             |

| Frame # | RAM                       |                 |  |
|---------|---------------------------|-----------------|--|
| 0       |                           | <b>▼</b>        |  |
| 1       |                           | <b>✓</b>        |  |
| 2       |                           | <b>▼</b>        |  |
| 3       |                           | ✓               |  |
| 4       | P1 Page Table entries 0-3 |                 |  |
| 5       |                           | <b>▼</b>        |  |
| 6       | P2 Page Tal               | ble entries 0-3 |  |
| 7       |                           | ] ✔             |  |
| 8       |                           | ✓               |  |
| 9       |                           | ✓               |  |
| 10      | P1 -                      | ✓ and P2 -      |  |
| 11      |                           | ✓               |  |
| 12      | P1 -                      | ✓ and P2 -      |  |
| 13      |                           | ✓               |  |
| 14      |                           | <b>✓</b>        |  |
| 15      | P1 Page Table entries     |                 |  |

Your answer is correct.

The correct answer is: Suppose two processes need to be mapped into main memory using pages. Process P1 consists of 7 pages, and process P2 consists of 4 pages. Assume main memory

CU Schedules

A Xinyu Jiang



SECTIONS

1

-

3

4

5

6

7

8

9

#10 and #12, respectively.

Complete the following design for a memory management system that can store these two processes and their page tables in RAM by dragging the answers to their corresponding position in the following tables.

Note: The "Unallocated" option can be dragged and dropped multiple times.

| P1's Page Table |                | P2's Page Table |              |                |             |
|-----------------|----------------|-----------------|--------------|----------------|-------------|
| Logical Page    | Physical Frame | Shared Code     | Logical Page | Physical Frame | Shared Code |
| 0               | 1              |                 | 0            | 0              |             |
| 1               | 2              |                 | 1            | 11             |             |
| 2               | 3              |                 | 2            | 10             | [X]         |
| 3               | 8              |                 | 3            | 12             | [Y]         |
| 4               | 9              |                 |              |                |             |
| 5               | [12]           | Υ               |              |                |             |
| 6               | [10]           | X               |              |                |             |

| Frame # | RAM                             |
|---------|---------------------------------|
| 0       | [P2 - Page 0]                   |
| 1       | [P1 - Page 0]                   |
| 2       | [P1 - Page 1]                   |
| 3       | [P1 - Page 2]                   |
| 4       | P1 Page Table entries 0-3       |
| 5       | [Unallocated]                   |
| 6       | P2 Page Table entries 0-3       |
| 7       | [Unallocated]                   |
| 8       | [P1 - Page 3]                   |
| 9       | [P1 - Page 4]                   |
| 10      | P1 - [Page 6] and P2 - [Page 2] |
| 11      | [P2 - Page 1]                   |
| 12      | P1 - [Page 5] and P2 - [Page 3] |
| 13      | [Unallocated]                   |
| 14      | [Unallocated]                   |
| 15      | P1 Page Table entries [4-6]     |

Question **3** 

Correct

Mark 20.00 out of 20.00

Suppose on-demand paging is employed in addition to TLB caching. The time for a TLB hit is T = 1 ns, a memory read M = 10 ns, and a disk read D = 10 ms. Let  $P_TLB = 90\%$  the probability of a TLB hit, and P = 0.001 the probability of a page fault given a TLB miss.

What is the probability of a TLB miss?

0.1


What is the probability of a NO page fault?

0.9999

what is the calculated average memory access time in Nano seconds (up to 3 decimal places)?

1011.9 **✓** ns

Xinyu Jiang CU Schedules 1 Correct 1234215671 Mark 30.00 out of and assuming main memory is initially unloaded. Fill in the following table to show the page faulting 30.00 SECTIONS behavior using the LRU page replacement policy. Case 1: Given a frame allocation of 2 1 1 2 3 4 2 1 5 6 7 1 2 5 7 7 3 3 2 2 5 ~ ~ ~ ~ ~ ~ ~ 3 2 2 4 4 1 6 1 1 6 ~ 4 ~ Case 2: Given a frame allocation of 4 5 2 3 4 2 1 5 6 7 1 1 6 1 1 ~ ~ ~ ~ 2 2 2 2 2 2 2 7 7 ~ ~ ~ ~ 8 3 5 5 5 3 3 3 5 ~ ~ ~ ~ ~ ~ ~ 9 4 4 4 4 6 6 6 Call • A = Number of page faults in Case 1 • B = Number of page faults in Case 2 A is greater than **✓** B Given a frame allocation of 3, and the following sequence of page references Question **5** 324342234567765456721 and assuming main memory is initially unloaded, show the page faulting behavior using the following Correct page replacement policies. How many page faults are generated by each page replacement algorithm? Mark 20.00 out of a. FIFO 20.00 12 b. OPT 10 c. LRU Which generates the fewest page faults? FIFO ●OPT ✔ ○LRU Mark 5.00 out of 5.00 The correct answer is: OPT



Data retention summary Get the mobile app