

1


2

3

4


A

A



D1 R12 0R IIC_SDA

D0 R13 0R IIC_SCK



1





2

3

4

B

B



PMU_DCDC1 PMU_DCDC1 PREH[4B], PWR[4C]

PMU_DCDC3 PMU_DCDC3 PWR[4C]

VSYS VSYS PWR[4C]

VLDO_B1 VLDO_B1 PWR[4C]

VLDO_A3 VLDO_A3 PWR[4C]

IIC_SCK IIC_SCK PWR[4C]

IIC_SDA IIC_SDA PWR[4C]

PMU_IRQ PMU_IRQ PWR[4C]

D+ D+ PWR[4C]

D- D- PWR[4C]

CAM_D4 CAM_D4 PREH[4C]

CAM_D3 CAM_D3 PREH[4C]

CAM_D5 CAM_D5 PREH[4C]

CAM_D2 CAM_D2 PREH[4C]

CAM_D6 CAM_D6 PREH[4C]

CAM_PCLK CAM_PCLK PREH[4C]

CAM_D7 CAM_D7 PREH[4C]

CAM_D8 CAM_D8 PREH[4C]

CAM_MCLK CAM_MCLK PREH[4C]

CAM_D9 CAM_D9 PREH[4C]

CAM_HREF CAM_HREF PREH[4C]

CAM_VSYNC CAM_VSYNC PREH[4C]

CAM_RESET CAM_RESET PREH[4C]

CAM_SCK CAM_SCK PREH[4C]

CAM_SDA CAM_SDA PREH[4C]

D1 OLED_D1 PREH[4D]

D0 OLED_D0 PREH[4D]

B

C

D

Title		
PCB_SOC_LILYGO		
Size	Number	Revision
A4		V1.7
Date:	9/30/2026	Sheet of 2/3
File:	C:\Users\...\SOC.SchDoc	Drawn By:

