

GC9D01N

a-Si TFT LCD Single Chip Driver 160RGBx160 Resolution

Datasheet

V1.1

2021-04-09



Ordering Information

◆ GC9D01N

(a-Si TFT LCD Single Chip Driver 160RGBx160 Resolution)

GENERATION REVISION HISTORY

Version.	Effective Date	Description of Changes	Prepared by
V1.0	2021-1-15	Document Release	Kelly
V1.1	2021-4-9	AE REVIEW	Evie

Galaxycore Incorporation

Galaxycore Inc. reserves the right to change the contents in this document without prior notice



Table of Content

Tab	le of Conte	nt	3
Intro	oduction		6
1.	Features.		7
2.	Block Diag	gram	8
	2.1. B	lock diagram	8
	2.2. P	in Description	9
		AD coordinates	
3.		setting	
	3.1. N	ICU interfaces	20
	3.1.1.	MCU interface selection	21
	3.1.2.		
	3.1.3.	,	
	3.1.4.	· · · · · · · · · · · · · · · · · · ·	25
	3.1.5.		
	3.1.6.		27
	3.1.7.		
	3.1.8.	Serial Interface	29
	3.1.9.	Write Cycle Sequence	30
	3.1.10). Read Cycle Sequence	32
	3.1.11	. Data Transfer Break and Recovery	35
	3.1.12	2. Data Transfer Pause	37
	3.1.13	3. Serial Interface Pause (3_wire)	39
	3.1.14	4. Parallel Interface Pause	40
	3.1.15	5. Data Transfer Mode	41
	3.1.16	6. Data Transfer Method 1	41
	3.1.17	7. Data Transfer Method 2	41
	3.2. R	GB Interface	42
	3.2.1.	RGB Interface Selection	42
	3.2.2.	RGB Interface Timing	45
7	3.3. D	isplay Data RAM (DDRAM)	48
	3.4. D	isplay Data Format	48
	3.4.1.	3-line Serial Interface	49
	3.4.2.	4-line Serial Interface	52
	3.4.3.	2-data-lane mode	54
	3.4.4.	8-bit Parallel MCU Interface	56
	3.4.5.	9-bit Parallel MCU Interface	59
	3.4.6.	16-bit Parallel MCU Interface	61
	3.4.7.	18-bit Parallel MCU Interface	67
	3.4.8.	6-bit Parallel RGB Interface	72
	3.4.9.	16-bit Parallel RGB Interface	73

GC9D01N Datasheet

	3.4.10.	18-bit Parallel RGB Interface	74
4.	Function De	escription	75
	4.1. Dis	splay data GRAM mapping	75
		CU to memory write/read direction	
		RAM to display address mapping	
	4.3.1.	Normal display on or partial mode on, vertical scroll off	79
	4.3.2.	Vertical scroll display mode	
	4.3.3.	Updating order on display active area in RGB interface mode	
	4.4. Tea	aring effect output line	
	4.4.1.	Tearing effect line modes	84
	4.4.2.	Tearing effect line timing	85
	4.5. So	urce driver	86
	4.6. Ga	te driver	86
	4.7. LC	D power generation circuit	87
	4.7.1.	Power supply circuit	87
	4.7.2.	LCD power generation scheme	88
	4.8. Ga	mma Correction	89
	4.9. Po	wer Level Definition	
	4.9.1.	Power Levels	92
	4.9.2.	Power Flow Chart	93
	4.10. Bri	ghtness control block	94
	4.11. Inp	out/output pin state	95
	4.11.1.	Output pins	95
	4.11.2.	Input pins	95
5.			
	5.1. Co	mmand List	96
	5.2. De	scription of Level 1 Command	102
	5.2.1.	Read display identification information (04h)	102
	5.2.2.	Read Display Status (09h)	104
	5.2.3.	Enter Sleep Mode (10h)	106
	5.2.4.	Sleep Out Mode (11h)	108
	5.2.5.	Partial Mode ON (12h)	110
	5.2.6.	Normal Display Mode ON (13h)	
4	5.2.7.	Display Inversion OFF (20h)	
	5.2.8.	Display Inversion ON (21h)	
	5.2.9.	Display OFF (28h)	
	5.2.10.		
	5.2.11.	,	
		Row Address Set (2Bh)	
		Memory Write (2Ch)	
		Partial Area (30h)	
		Vertical Scrolling Definition (33h)	
		Tearing Effect Line OFF (34h)	
		Tearing Effect Line ON (35h)	
-	5.2.18.	Memory Access Control(36h)	132



GC9D01N Datasheet

\sim	oboni balas	HOO!	
	5.2.19.	Vertical Scrolling Start Address (37h)	
	5.2.20.	Idle Mode OFF (38h)	138
	5.2.21.	Idle Mode ON (39h)	139
	5.2.22.	COLMOD: Pixel Format Set (3Ah)	142
	5.2.23.	Write Memory Contiue (3Ch)	144
	5.2.24.	Set_Tear_Scanline (44h)	147
		Get_Scanline (45h)	
	5.2.26.	Write Display Brightness (51h)	150
	5.2.27.	Write CTRL Display (53h)	151
		Read ID1 (DAh)	
	5.2.29.	Read ID2 (DBh)	155
	5.2.30.	Read ID3 (DCh)	157
	5.3. Des	scription of Level 2 Command	159
	5.3.1.	RGB Interface Signal Control (B0h)	
	5.3.2.	Blanking Porch Control (B5h)	
	5.3.3.	Display Function Control (B6h)	
	5.3.4.	Tearing Effect Control (B4h)	
	5.3.5.	Interface Control (F6h)	169
	5.4. Des	scription of Level 3 Command	170
	5.4.1.	Inversion (ECh)	170
	5.4.2.	Dual-Single gate select (BFh)	171
	5.4.3.	SPI 2DATA control(B1h)	172
	5.4.4.	Power Control 1 (C1h)	173
	5.4.5.	Power Control 2 (C3h)	174
	5.4.6.	Power Control 3 (C4h)	175
	5.4.7.	Power Control 4 (C9h)	176
	5.4.8.	Inter Register Enable1(FEh)	
	5.4.9.	Inter Register Enable2(EFh)	178
	5.4.10.	SET_GAMMA1 (F0h)	179
	5.4.11.	SET_GAMMA2 (F1h)	181
	5.4.12.	SET_GAMMA3 (F2h)	183
	5.4.13.	SET_GAMMA4 (F3h)	185
6.	Electrical Ch	haracteristics	187
	6.1. Abs	solute Maximum Ratings	187
	6.2. DC	Characteristics	188
	6.2.1.	DC Characteristics for Panel Driving	188
	6.3. AC	Characteristics	189
	6.3.1.	Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I)	189
	6.3.2.	Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080-II)	191
	6.3.3.	Display Serial Interface Timing Characteristics (3-line SPI system)	193
	6.3.4.	Display Serial Interface Timing Characteristics (4-line SPI system)	195
	635	Parallel 18/16/6-hit RGR Interface Timing Characteristics	197



Introduction

GC9D01N is a 262,144-color single-chip SOC driver for a-TFT liquid crystal display with resolution of 160RGBx160 dots, comprising a 240-channel source driver, a 32-channel gate driver, 57,600 bytes GRAM for graphic display data of 160RGBx160 dots, and power supply circuit.

GC9D01N supports parallel 8-/9-/16-/18-bit data bus MCU interface, 6-/16-/18-bit data bus RGB interface , 3-/4-line serial peripheral interface (SPI) , 3 line 2data lane interface and MIPI interface . The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.

GC9D01N supports full color, 8-color display mode and sleep mode for precise power control by software and these features make the GC9D01N an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.



Features

- Dual gate and single gate TFT LCD driver with 0D 0C
- ◆ Display resolution: [160 RGB] (H) x 160(V)
- Output:
 - 240 source outputs
 - 32 gate outputs
- Resolution:

160RGBx160: S1-S240 Dual gate (default); 120RGBX160: S31-S210 Dual gate 80RGBX160: S1-S240 Single gate; 40RGBX160: S61-S180 Single gate


- ◆ a-TFT LCD driver with on-chip full display RAM: 57,600 bytes
- System Interface
 - 8-bits, 9-bits, 16-bits, 18-bits interface with 8080-I /8080-II series MCU
 - 6-bits, 16-bits, 18-bits RGB interface with graphic controller
 - 8-bits, 9-bits Serial Peripheral Interface (SPI) and 2 data lane SPI
- Display mode:
 - Full color mode (Idle mode OFF): 262K-color
 - Reduce color mode (Idle mode ON): 8-color
- Power saving mode:
 - Sleep mode
- Frame rate
 - -Normal mode (20Hz~65Hz)
 - -Idle mode (1Hz~30Hz)
- On chip functions:
 - Timing generator
 - Oscillator
 - DC/DC converter
 - Dual Gate Support driving method 1+2H1V,1+2column,2column
 - Single Gate Support Column, 1-dot
- Low -power consumption architecture
 - Low operating power supplies:
 - > VDDI = 1.65V ~ 3.3V (logic)
 - ➤ VDDB = 2.5V ~ 3.3V (analog)
- ◆ LCD Voltage drive:
 - Source/Gamma power supply voltage
 - ➤ VAP (GVDD) to VAN (GVCL): +6.4~-4.4V
 - Gate driver output voltage
 - ➤ VGH voltage range:9V~14V
 - VGL voltage range:-9V~-14 V
 - VCOM connect to GND
 - ◆ Operate temperature range: -40°C to 85°C



1. Block Diagram

1.1. Block diagram

Figure1





1.2. Pin Description

Table 1.

	Power Supply Pins									
Pin Name	Name I/O Connect Pin Descriptions									
VDDI(IOVCC)	I	VDDI	Low voltage power supply for interface logic circuits(1.65~3.3V)							
VDDB(VCI)	I	VDDB	High voltage power supply for analog circuit blocks(2.5~3.3V)							
VSSB/VSSR	I	GND								





Table 2

Table 2 Interface Logic Signals																		
Pin	I/O	Connect Pin				, 9	Descriptions											
Name	1/0	Connect Fin					Descriptions											
			-Selec	t the M	/ICU ir	terfac	e mode											
			IM3	IM2	IM1	11 IM0 MCU-Interface	Pins	in use										
								Register	GRAM									
			0	0	0	0	8080- MCU 8bit interface II	D[17:10]	D[17:10]									
			0	0	0	1	8080- MCU 9bit bus interface II	D[17:10]	D[17:9]									
			0	0	1	0	8080-MCU16-bi t bus interface II	D[8:1]	D[17:10] D[8:1]									
			0	0	1	1	8080 MCU18-bit bus interface II	D[8:1]	D[17:0]									
			0	1	0	0	8080- MCU 8bit interface I	D[7:0]	D[7:0]									
		(VDDI/ GND)	0	1	0	1	8080- MCU 9bit bus interface I	D[7:0]	D[8:0]									
			(VDDI/ GND)	0	1	1	0	8080- MCU 16bit bus interface I	D[7:0]	D[15:0]								
IM[3:0]				(VDDI/ GND)	(VDDI/ GND)	(VDDI/ GND)	(VDDI/ GND)	0	1	1	1	8080- MCU 18bit bus interface I	D[7:0]	D[17:0]				
			1	0	0	0	X	Х	Х									
							1	0	0	1	3-wire 9-bit data serial interface II	SDA SDO	SDA					
			1	0	1	0	X	Χ	Χ									
												1	0	1	1	4-wire 8-bit data serial interface II	SDA SDO	SDA
			1	1	0	0	Х	Х	X									
			1		0	1	3-wire 9-bit data serial interface I	SDA	SDA									
			'	1	U	'	2 data lane serial interface I	SDA	SDA/ D/CX									
			1	1	1	0	X	Χ	Х									
			1	1	1	1	4-wire 8-bit data serial interface I	SDA	SDA									
							us and serial interfa st select serial inter											



GC9D01N Datasheet

GC9D01N	i Data	sneet	
			Fix this pin at VDDI or GND.
RESX	I	MCU (VDDI/GND)	This signal will reset the device and must be applied to properly initialize the chip. Signal is active low.
CSX	ı	MCU (VDDI/GND)	Chip select input pin("Low" enable). This pin can be permanently fixed "Low" in MPU interface mode only.
D/CX (SCL)	I	MCU (VDDI/ GND)	This pin is used to select "Data or Command" in the parallel interface When DCX='1', data is selected. When DCX='0', command is selected. This pin is used serial interface clock in 3-wire 9-bit / 4-wire 8-bit /QSPI serial interface. If not used, this pin should be connected to VDDI or GND.
RDX	ı	MCU (VDDI/ GND)	8080-I/8080-II system (RDX): Serves as a read signal and MCU read data at the rising edge. Fix to VDDI level when not in use
WRX (D/CX)	I	MCU (VDDI/ GND)	8080-I/8080-II system (WRX): Serves as a write signal and writes data at the rising edge. 4-wire system (D/CX): Serves as command or parameter select. 3-wire 2data mode: Serves as second data pin Fix to VDDI level when not in use.
D[17:0]	I/O	MCU (VDDI/ GND)	18-bit parallel bi-directional data bus for MCU system and RGB interface mode QSPI 4wire mode D[3:1] Server as SDA[3:1] Fix to GND level when not in use
SDA	I/O	MCU (VDDI/ GND)	When IM[2]: High, Serial in/out signal in 3-wire 9-bit/4-wire 8-bit serial data interface. When IM[2]: Low, Serial input signal in 3-wire 9-bit/4-wire 8-bit serial data interface. When IM[3:0]= 1100, Serial input signal in QSPI serial data interface. The data is applied on the rising edge of the SCL signal. If not used, fix this pin at VDDI or GND.
SDO	0	MCU (VDDI/GND)	Serial output signal. The data is outputted on the falling edge of the SCL signal. If not used, open this pin
TE	0	MCU (VDDI/ GND)	Tearing effect output pin to synchronize MPU to frame writing, activated by S/W command. When this pin is not activated, this pin is low. If not used, open this pin.
DOTCL K	I	MCU (VDDI/GND)	Dot clock signal for RGB interface operation. Fix to VDDI or GND level when not in use.



GC9D01N Datasheet

	2-0-2-11. 2-dia-011-01.							
VSYNC	I	MCU	Frame synchronizing signal for RGB interface operation.					
		(VDDI/GND)	Fix to VDDI or GND level when not in use.					
HSYNC	1	MCU	Line synchronizing signal for RGB interface operation.					
ПЭТІЛС	I	(VDDI/ GND)	Fix to VDDI or GND level when not in use.					
DE	ı	MCU	Data enable signal for RGB interface operation.					
DE		(VDDI/ GND)	Fix to VDDI or GND level when not in use.					
VCOM	I	GND	Fix to GND					

Note:

- 1. If CSX is connected to GND in Parallel interface mode, there will be no abnormal visible effect to the display module. Also there will be no restriction on using the Parallel Read/Write protocols, Power On/Off Sequences or other functions. Further more there will be no influence to the Power Consumption of the display module.
- 2. When CSX='1', there is no influence to the parallel and serial interface.





Table 3

	LCD Driver Input/Output Pins							
Pin Name	I/O	Connect Pin	Descriptions					
\$240 ₀ .\$1	0	LCD	Source output signals.					
S240~S1 O		LOD	Leave the pin to open when not in use.					
G1~G32	G1~G32 O		Gate output signals.					
G1*G52	U	LCD	Leave the pin to open when not in use.					
VCOM	0	GND	Connect to GND.					
DVDD O Power		Power	Regulated Low voltage level for interface circuits					
DVDD	DVDD O Fower		Don't apply any external power to this pin					
VRCL	0	Power	Power of VGH & VGL.					
VGH	0	Power	Power supply for the gate driver (Positive).					
VGL	0	Power	Power supply for the gate driver (Negative).					
BVDD	0	Power	Analog power for Source					
BVEE	0	Power	Analog power for Source					
VREG1A	0	Ref	VREG1A is the highest positive grayscale reference voltage of source driver.					
VREG1B	0	Ref	VREG1B is the lowest positive grayscale reference voltage of source driver, test by VREGP pin					
VREG2B	0	Ref	VREG2B is the lowest negative grayscale reference voltage of source driver, test by VREGP pin					
VREG2A	0	Ref	VREG2A is the highest negative grayscale reference					
VNEGZA U		TIGI	voltage of source driver , test VREGN pin					
			Output pin for PWM (Pulse width Modulation) signal of					
BC	0	Dig IO	LED driving.					
			If not used, open this pin.					

Table 4

10.010			
			Test Pins
Pin Name	1/0	Connect Pin	Descriptions
OSC_IN	I/O	Open	Test pin
OSC_TES T	I/O	Open	Test pin
VPP	I/O	Open	Test pin
DUMMY	-	Open	Input pads used only for test purpose at IC-side. During normal operation, leave these pads open.



Liquid crystal power supply specifications Table

Table 5

No.	Item		Description				
1	TFT Source Driver		support 160*RGB (max)				
2	TFT Gate Driver		32 pins				
3	TFT Display's Capacitor Struc	ture	Cst structure only (Cs on Common)				
4	Liquid Crystal Drive Output	S1~S240	V0~V63 grayscales				
4	Elquid Crystal Drive Output	G1~G32	VGH-VGL				
5	Input Voltage	VDDI	1.65~3.30V				
	input voitage	VDDB	2.50~3.30V				
		BVDD	4.5~6.8V				
	Liquid Crustal Drive	BVEE	-4.7V~-2.5V				
6	Liquid Crystal Drive Voltages	VGH	9.0~14.0V				
	Voltages	VGL	-14.0~-9.0V				
		VCL	-3.0~-1.5V				
		VGH	VDDB*5				
7	Internal Step-up Circuits	VGL	VDDB*-5				
		VCL	VDDB*-1				



1.3. PAD coordinates

Pad No.	Text Name	X-axis	Y-axis	Pad No.	Text Name	X-axis	Y-axis
1	VCOM	-2998.01	-382	51	BC	-475.53	-382
2	VCOM	-2948.01	-382	52	TE	-421.43	-382
3	VCOM	-2898.01	-382	53	DB<17>	-357.845	-382
4	VGL	-2848.01	-382	54	DB<16>	-285.845	-382
5	VGL	-2798.01	-382	55	DB<15>	-213.845	-382
6	VGL	-2748.01	-382	56	DB<14>	-141.845	-382
7	VCL	-2698.01	-382	57	DB<13>	55.875	-382
8	VRCL	-2648.01	-382	58	DB<12>	127.875	-382
9	VGH	-2598.01	-382	59	DB<11>	199.875	-382
10	VGH	-2548.01	-382	60	DB<10>	271.875	-382
11	VGH	-2498.01	-382	61	DB<9>	343.875	-382
12	VDDB	-2448.01	-382	62	DB<8>	415.875	-382
13	VDDB	-2398.01	-382	63	DB<7>	550.835	-382
14	VDDB	-2348.01	-382	64	DB<6>	622.835	-382
15	VDDB	-2298.01	-382	65	DB<5>	694.835	-382
16	VSSB	-2248.01	-382	66	DB<4>	766.835	-382
17	VSSB	-2198.01	-382	67	DB<3>	838.835	-382
18	VSSB	-2148.01	-382	68	DB<2>	910.835	-382
19	VSSB	-2098.01	-382	69	DB<1>	982.835	-382
20	TESTN	-2048.01	-382	70	DB<0>	1054.835	-382
21	VREGN	-1998.01	-382	71	WRX	1119.815	-382
22	BVEE	-1948.01	-382	72	CSX	1177.775	-382
23	BVEE	-1898.01	-382	73	DCX	1235.735	-382
24	BVDD	-1848.01	-382	74	RDX	1293.695	-382
25	BVDD	-1798.01	-382	75	SDO	1356.55	-382
26	VREG1A	-1748.01	-382	76	SDA	1419.05	-382
27	VREGP	-1698.01	-382	77	RESX	1480.405	-382
28	VREG VREF	-1648.01	-382	78	VPP	1530.405	-382
29	TESTP	-1598.01	-382	79	VSSB	1580.405	-382
30	VSSR	-1548.01	-382	80	VSSB	1630.405	-382
31	VSSR	-1498.01	-382	81	VSSB	1680.405	-382
32	VSSR	-1448.01	-382	82	IM<0>	1730.405	-382
33	VSSR	-1398.01	-382	83	IM<1>	1780.405	-382
34	VSSB	-1348.01	-382	84	IM<2>	1830.405	-382
35	VSSB	-1298.01	-382	85	IM<3>	1880.405	-382
36	VSSB	-1248.01	-382	86	VDDI	1930.405	-382
37	VSSB	-1198.01	-382	87	VDDI	1980.405	-382
38	DVDD	-1148.01	-382	88	VDDI	2030.405	-382
39	VDDB	-1098.01	-382	89	VDDI	2080.405	-382
40	VDDB	-1048.01	-382	90	VDDI	2130.405	-382
41	VDDB	-998.01	-382	91	VDDB	2180.405	-382
42	VDDB	-948.01	-382	92	VDDB	2230.405	-382
43	VDDI	-898.01	-382	93	VDDB	2280.405	-382
44	VDDI	-848.01	-382	94	VDDB	2330.405	-382
45	OSC TEST	-798.01	-382	95	VDDB	2380.405	-382
46	OSC_IN	-748.01	-382	96	VSSB	2430.405	-382
47	DOTCLK	-691.93	-382	97	VSSB	2480.405	-382
48	ENABLE	-637.83	-382	98	VSSB	2530.405	-382
49	VSYNC	-583.73	-382	99	VSSB	2580.405	-382
50	HSYNC	-529.63	-382	100	VSSB	2630.405	-382



Pad No.	Text Name	X-axis	Y-axis	Pad No.	Text Name	X-axis	Y-axis
101	VCOM	2798.01	-382	151	S<28>	1839.3	364.5
102	VCOM	2848.01	-382	152	S<29>	1825.305	243.5
103	VCOM	2898.01	-382	153	S<30>	1811.305	364.5
104	VCOM	2948.01	-382	154	S<31>	1797.31	243.5
105	VCOM	2998.01	-382	155	S<32>	1783.31	364.5
106	GOUT<32>	3011.535	361.5	156	S<33>	1769.315	243.5
107	GOUT<31>	2976.255	361.5	157	S<34>	1755.315	364.5
108	GOUT<30>	2940.975	361.5	158	S<35>	1741.32	243.5
109	GOUT<29>	2905.695	361.5	159	S<36>	1727.32	364.5
110	GOUT<28>	2870.415	361.5	160	S<37>	1713.325	243.5
111	GOUT<27>	2835.135	361.5	161	S<38>	1699.325	364.5
112	GOUT<26>	2799.855	361.5	162	S<39>	1685.33	243.5
113	GOUT<25>	2764.575	361.5	163	S<40>	1671.33	364.5
114	GOUT<24>	2729.295	361.5	164	S<41>	1657.335	243.5
115	GOUT<23>	2694.015	361.5	165	S<42>	1643.335	364.5
116	GOUT<22>	2658.735	361.5	166	S<43>	1629.34	243.5
117	GOUT<21>	2623.455	361.5	167	S<44>	1615.34	364.5
118	GOUT<20>	2588.175	361.5	168	S<45>	1601.345	243.5
119	GOUT<19>	2552.895	361.5	169	S<46>	1587.345	364.5
120	GOUT<18>	2517.615	361.5	170	S<47>	1573.35	243.5
121	GOUT<17>	2482.335	361.5	171	S<48>	1559.35	364.5
122	DUM	2245.23	243.5	172	S<49>	1545.355	243.5
123	DUM	2231.23	364.5	173	S<50>	1531.355	364.5
124	S<1>	2217.235	243.5	174	S<51>	1517.36	243.5
125	S<2>	2203.235	364.5	175	S<52>	1503.36	364.5
126	S<3>	2189.24	243.5	176	S<53>	1489.365	243.5
127	S<4>	2175.24	364.5	177	S<54>	1475.365	364.5
128	S<5>	2161.245	243.5	178	S<55>	1461.37	243.5
129	S<6>	2147.245	364.5	179	S<56>	1447.37	364.5
130	S<7>	2133.25	243.5	180	S<57>	1433.375	243.5
131	S<8>	2119.25	364.5	181	S<58>	1419.375	364.5
132	S<9>	2105.255	243.5	182	S<59>	1405.38	243.5
133	S<10>	2091.255	364.5	183	S<60>	1391.38	364.5
134	S<11>	2077.26	243.5	184	S<61>	1377.385	243.5
135	S<12>	2063.26	364.5	185	S<62>	1363.385	364.5
136	S<13>	2049.265	243.5	186	S<63>	1349.39	243.5
137	S<14>	2035.265	364.5	187	S<64>	1335.39	364.5
138	S<15>	2021.27	243.5	188	S<65>	1321.395	243.5
139	S<16>	2007.27	364.5	189	S<66>	1307.395	364.5
140	S<17>	1993.275	243.5	190	S<67>	1293.4	243.5
141	S<18>	1979.275	364.5	191	S<68>	1279.4	364.5
142	S<19>	1965.28	243.5	192	S<69>	1265.405	243.5
143	S<20>	1951.28	364.5	193	S<70>	1251.405	364.5
144	S<21>	1937.285	243.5	194	S<71>	1237.41	243.5
145	S<22>	1923.285	364.5	195	S<72>	1223.41	364.5
146	S<23>	1909.29	243.5	196	S<73>	1209.415	243.5
147	S<24>	1895.29	364.5	197	S<74>	1195.415	364.5
148	S<25>	1881.295	243.5	198	S<75>	1181.42	243.5
149	S<26>	1867.295	364.5	199	S<76>	1167.42	364.5
150	S<27>	1853.3	243.5	200	S<77>	1153.425	243.5



Pad No.	Text Name	X-axis	Y-axis	Pad No.	Text Name	X-axis	Y-axis
201	S<78>	1139.425	364.5	251	S<124>	-593.525	243.5
202	S<79>	1125.43	243.5	252	S<125>	-607.52	364.5
203	S<80>	1111.43	364.5	253	S<126>	-621.52	243.5
204	S<81>	1097.435	243.5	254	S<127>	-635.515	364.5
205	S<82>	1083.435	364.5	255	S<128>	-649.515	243.5
206	S<83>	1069.44	243.5	256	S<129>	-663.51	364.5
207	S<84>	1055.44	364.5	257	S<130>	-677.51	243.5
208	S<85>	1041.445	243.5	258	S<131>	-691.505	364.5
209	S<86>	1027.445	364.5	259	S<132>	-705.505	243.5
210	S<87>	1013.45	243.5	260	S<133>	-719.5	364.5
211	S<88>	999.45	364.5	261	S<134>	-733.5	243.5
212	S<89>	985.455	243.5	262	S<135>	-747.495	364.5
213	S<90>	971.455	364.5	263	S<136>	-761.495	243.5
214	S<91>	957.46	243.5	264	S<137>	-775.49	364.5
215	S<92>	943.46	364.5	265	S<138>	-789.49	243.5
216	S<93>	929.465	243.5	266	S<139>	-803.485	364.5
217	S<94>	915.465	364.5	267	S<140>	-817.485	243.5
218	S<95>	901.47	243.5	268	S<141>	-831.48	364.5
219	S<96>	887.47	364.5	269	S<142>	-845.48	243.5
220	S<97>	873.475	243.5	270	S<143>	-859.475	364.5
221	S<98>	859.475	364.5	271	S<144>	-873.475	243.5
222	S<99>	845.48	243.5	272	S<145>	-887.47	364.5
223	S<100>	831.48	364.5	273	S<146>	-901.47	243.5
224	S<101>	817.485	243.5	274	S<147>	-915.465	364.5
225	S<102>	803.485	364.5	275	S<148>	-929.465	243.5
226	S<103>	789.49	243.5	276	S<149>	-943.46	364.5
227	S<104>	775.49	364.5	277	S<150>	-957.46	243.5
228	S<105>	761.495	243.5	278	S<151>	-971.455	364.5
229	S<106>	747.495	364.5	279	S<152>	-985.455	243.5
230	S<107>	733.5	243.5	280	S<153>	-999.45	364.5
231	S<108>	719.5	364.5	281	S<154>	-1013.45	243.5
232	S<109>	705.505	243.5	282	S<155>	-1027.445	364.5
233	S<110>	691.505	364.5	283	S<156>	-1041.445	243.5
234	S<111>	677.51	243.5	284	S<157>	-1055.44	364.5
235	S<112>	663.51	364.5	285	S<158>	-1069.44	243.5
236	S<113>	649.515	243.5	286	S<159>	-1083.435	364.5
237	S<114>	635.515	364.5	287	S<160>	-1097.435	243.5
238	S<115>	621.52	243.5	288	S<161>	-1111.43	364.5
239	S<116>	607.52	364.5	289	S<162>	-1125.43	243.5
240	S<117>	593.525	243.5	290	S<163>	-1139.425	364.5
241	S<118>	579.525	364.5	291	S<164>	-1153.425	243.5
242	S<119>	565.53	243.5	292	S<165>	-1167.42	364.5
243	S<120>	551.53	364.5	293	S<166>	-1181.42	243.5
244	DUM	537.535	243.5	294	S<167>	-1195.415	364.5
245	DUM	523.535	364.5	295	S<168>	-1209.415	243.5
246	DUM	-523.535	364.5	296	S<169>	-1223.41	364.5
247	DUM	-537.535	243.5	297	S<170>	-1237.41	243.5
248	S<121>	-551.53	364.5	298	S<171>	-1251.405	364.5
249	S<122>	-565.53	243.5	299	S<172>	-1265.405	243.5
250	S<123>	-579.525	364.5	300	S<173>	-1279.4	364.5




Pad No.	Text Name	X-axis	Y-axis	Pad No.	Text Name	X-axis	Y-axis
301	S<174>	-1293.4	243.5	351	S<224>	-1993.275	243.5
302	S<175>	-1307.395	364.5	352	S<225>	-2007.27	364.5
303	S<176>	-1321.395	243.5	353	S<226>	-2021.27	243.5
304	S<177>	-1335.39	364.5	354	S<227>	-2035.265	364.5
305	S<178>	-1349.39	243.5	355	S<228>	-2049.265	243.5
306	S<179>	-1363.385	364.5	356	S<229>	-2063.26	364.5
307	S<180>	-1377.385	243.5	357	S<230>	-2077.26	243.5
308	S<181>	-1391.38	364.5	358	S<231>	-2091.255	364.5
309	S<182>	-1405.38	243.5	359	S<232>	-2105.255	243.5
310	S<183>	-1419.375	364.5	360	S<233>	-2119.25	364.5
311	S<184>	-1433.375	243.5	361	S<234>	-2133.25	243.5
312	S<185>	-1447.37	364.5	362	S<235>	-2147.245	364.5
313	S<186>	-1461.37	243.5	363	S<236>	-2161.245	243.5
314	S<187>	-1475.365	364.5	364	S<237>	-2175.24	364.5
315	S<188>	-1489.365	243.5	365	S<238>	-2189.24	243.5
316	S<189>	-1503.36	364.5	366	S<239>	-2203.235	364.5
317	S<190>	-1517.36	243.5	367	S<240>	-2217.235	243.5
318	S<191>	-1531.355	364.5	368	DUM	-2231.23	364.5
319	S<192>	-1545.355	243.5	369	DUM	-2245.23	243.5
320	S<193>	-1559.35	364.5	370	GOUT<16>	-2482.335	361.5
321	S<194>	-1573.35	243.5	371	GOUT<15>	-2517.615	361.5
322	S<195>	-1587.345	364.5	372	GOUT<14>	-2552.895	361.5
323	S<196>	-1601.345	243.5	373	GOUT<13>	-2588.175	361.5
324	S<197>	-1615.34	364.5	374	GOUT<12>	-2623.455	361.5
325	S<198>	-1629.34	243.5	375	GOUT<11>	-2658.735	361.5
326	S<199>	-1643.335	364.5	376	GOUT<10>	-2694.015	361.5
327	S<200>	-1657.335	243.5	377	GOUT<9>	-2729.295	361.5
328	S<201>	-1671.33	364.5	378	GOUT<8>	-2764.575	361.5
329	S<202>	-1685.33	243.5	379	GOUT<7>	-2799.855	361.5
330	S<203>	-1699.325	364.5	380	GOUT<6>	-2835.135	361.5
331	S<204>	-1713.325	243.5	381	GOUT<5>	-2870.415	361.5
332	S<205>	-1727.32	364.5	382	GOUT<4>	-2905.695	361.5
333	S<206>	-1741.32	243.5	383	GOUT<3>	-2940.975	361.5
334	S<207>	-1755.315	364.5	384	GOUT<2>	-2976.255	361.5
335	S<208>	-1769.315	243.5	385	GOUT<1>	-3011.535	361.5
336	S<209>	-1783.31	364.5				
337	S<210>	-1797.31	243.5				
338	S<211>	-1811.305	364.5				
339	S<212>	-1825.305	243.5				
340	S<213>	-1839.3	364.5				
341	S<214>	-1853.3	243.5				
342	S<215>	-1867.295	364.5		Name	X-axis	Y-axis
343	S<216>	-1881.295	243.5		left mark	-2361.965	322.7
344	S<217>	-1895.29	364.5		right mark	2361.965	322.7
345	S<218>	-1909.29	243.5				
346	S<219>	-1923.285	364.5				
347	S<220>	-1937.285	243.5				
348	S<221>	-1951.28	364.5				
349	S<222>	-1965.28	243.5				
350	S<223>	-1979.275	364.5				



Chip Size (include scribe line): 6360um x 900um

Chip thickness: 250um

Bump height: 9um





2. Interface setting

2.1. MCU interfaces

GC9D01N provides the 8-/9-/16-/18-bit parallel system interface for 8080-I /8080- II series, and 3-/4-line serial system interface for serial data input. The input system interface is selected by external pins IM [3:0] and the bit formal per pixel color order is selected by DBI [2:0] 3-bits of 3Ah register.





2.1.1. MCU interface selection

The selection of interface is done by setting external pins IM [3:0] as shown in the following table.

Table 6

	bie 6					
IM3	IM2	IM1	IMO	MCU-Interface		Pins in use
IIVIO	IIVIZ	IIVII	IIVIO	Mode	Register/Content	GRAM
0	0	0	0	8080- MCU 8bit bus interface II	D[7:10]	D[17:10] ,WRX,RDX,CSX,D/CX
0	0	0	1	8080- MCU 9bit bus interface II	D[7:10]	D[17: 9],WRX,RDX,CSX,D/CX
0	0	1	0	8080- MCU 16bit bus interface II	D[8: 1]	D[17:10],D[8:1],WRX,RDX,CSX,D/CX
0	0	1	1	8080- MCU 18bit bus interface II	D[8: 1]	D[17: 0], WRX,RDX,CSX,D/CX
0	1	0	0	8080- MCU 8bit bus interface I	D[7: 0]	D[7: 0] , WRX,RDX,CSX,D/CX
0	1	0	1	8080- MCU 9bit bus interface I	D[7: 0]	D[8: 0] , WRX,RDX,CSX,D/CX
0	1	1	0	8080- MCU 16bit bus interface I	D[7: 0]	D[15: 0] , WRX,RDX,CSX,D/CX
0	1	1	1	8080- MCU 18bit bus interface I	D[7: 0]	D[17: 0] , WRX,RDX,CSX,D/CX
1	0	0	0	X	Х	X
1	0	0	1	3-wire 9-bit data serial interface II	SDA/SDO	SCL, SDA, CSX
1	0	1	0	X	Χ	X
1	0	1	1	4-wire 8-bit data serial interface II	SDA/SDO	SCL, SDA, D/CX, CSX
1	1	0	0	X	X	X
1	1	0	1	3-wire 9-bit data serial interface I	SDA	SCL, SDA, CSX
	-	0	l 	2data lane serial interface I	SDA	SCL, SDA, CSX,D/CX
1	1	1	0	X	X	X
1	1	1	1	4-wire 8-bit data serial interface I	SDA	SCL, SDA, D/CX, CSX



2.1.2.8080-I Series Parallel Interface

GC9D01N can be accessed via 8-/9-/16-/18-bit MCU 8080-I series parallel interface. The chip select CSX (active low) is used to enable or disable GC9D01N chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

GC9D01N latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D[17:0] bits are commands.

The 8080-I series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The selection of 8080-I series parallel interface is shown as the table in the following.



Table 7

IM3	IM2	IM1	IM0	MCU-Interface	CSX	WRX	RDX	D/CX	Function
					"L"	<u>_</u>	"H"	"L"	Write command code.
				8080 MCU	"L"	"H"	ſ	"H"	Read internal status.
0	1	0	0	8-bit bus interface I	"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
					"L"		"H"	"L"	Write command code.
				8080 MCU	"L"	"H"	ſ	"H"	Read internal status.
0	1	1	0	16-bit bus interface I	"L"	<u>_</u>	"H"	"H"	Write parameter or display data.
					"L"	"H"	Ť	"H"	Reads parameter or display data.
					"L"	<u></u>	"H"	"L"	Write command code.
				8080 MCU	"L"	"H"	1	"H"	Read internal status.
0	1	0	1	9-bit bus interface I	"L"	1	"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
					"L"	<u>_</u>	"H"	"L"	Write command code.
				8080 MCU	"L"	"H"	ſ	"H"	Read internal status.
0	1	1	1	18-bit bus interface I	"L"	ſ	"H"	"H"	Write parameter or display data.
					"L"	"H"	Ţ	"H"	Reads parameter or display data.




2.1.3. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is SRAM data or command's parameter.


The following figure shows a write cycle for the 8080-I MCU interface.

Figure 2.



Note: WRX is an unsynchronized signal (It can be stopped)

Figure 3.






2.1.4. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle, while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.


The following figure shows the read cycle for the 8080-I MCU interface.

Figure 4.



Note: RDX is an unsynchronized signal (It can be stopped).

Figure 5.



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.



2.1.5.8080- II Series Parallel Interface

GC9D01N can be accessed via 8-/9-/16-/18-bit MCU 8080- II series parallel interface. The chip select CSX (active low) is used to enable or disable GC9D01N chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

GC9D01N latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D[17:0] bits are commands.

The 8080-II series bi-directional interface can be used for communication between the MCU controller and LCD driver chip.

The selection of 8080-II series parallel interface is shown as the table in the following.

Table 8

IM3	IM2	IM1	IM0	MCU-Interface	CSX	WRX	RDX	D/CX	Function												
					"L"	ſ	"H"	"L"	Write command code.												
			8080 MCU	"L"	"H"	7	"H"	Read internal status.													
0	0	1	0	16-bit bus	" <u>L</u> "	J	"H"	"H"	Write parameter or												
		ı	U	interface II				П	display data.												
				interface ii	"L"	"H"		"H"	Reads parameter or												
								!!	display data.												
					"L"	<u> </u>	"H"	"L"	Write command code.												
				8080 MCU	"L"	"H"		"H"	Read internal status.												
0	0	0	0	8-bit bus	"L"	1	"H"	"H"	Write parameter or												
		U	•	interface II				11	display data.												
				interface ii	"L" "	"H"		"H"	Reads parameter or												
								!!	display data.												
					"L"	ſ	"H"	"L"	Write command code.												
															8080 MCU	9090 MCI I	"L"	"H"	1	"H"	Read internal status.
0	0	1	1	18-bit bus	"L"	1	"H"	"H"	Write parameter or												
		"	'	'	'	'	1	1	1	ı	'	interface II	_ L			!!	display data.				
				interiace ii	"L"	"H"	<u>_</u>	"H"	Reads parameter or												
									display data.												
					"L"	<u>_</u>	"H"	"L"	Write command code.												
				8080 MCU	"L"	"H"	1	"H"	Read internal status.												
0	0	0	1	9-bit bus	"L"		"H"	"H"	Write parameter or												
	0 0		'	9-bit bus interface II				!!	display data.												
				interiace ii	"L"	"H"		"H"	Reads parameter or												
					_	11		11	display data.												




2.1.6. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.


The following figure shows a write cycle for the 8080-II MCU interface.

Figure 6.



Note: WRX is an unsynchronized signal (It can be stopped)

Figure 7.






2.1.7. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.


The following figure shows the read cycle for the 8080-II MCU interface.

Figure 8.



Note: RDX is an unsynchronized signal (It can be stopped).

Figure 9.



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.



2.1.8. Serial Interface

The selection of interface is done by IM [3:0] bits. Please refer to the Table in the following.

Table 8.

IM3	IM2	IM1	IM0	MCU-Interface Mode	CSX	D/CX	SCL	Function
1	1	0	1	3-line serial	"L"		1	Read/Write command,
ı	ı	O	1	interface I	١	_		parameter or display data.
4	1	1	4	4-line serial	" "	"H/L"	7	Read/Write command,
	I	ı	ı	interface I	١	□/∟		parameter or display data.
4	0	0	1	3-line serial	"["		1	Read/Write command,
	U	O	ı	interface II	١	_		parameter or display data.
1	0	1	1	4-line serial	" "	"H/L"	1	Read/Write command,
	U	I	I	interface II	L	∏/L		parameter or display data.

GC9D01N supplies 3-lines/ 9-bit and 4-line/8-bit bi-directional serial interfaces for communication between host and GC9D01N. The 3-line serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDI/SDO). The 4-line serial mode consists of the Data/ Command selection input (D/CX), chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDI/SDO) for data transmission. The data bus (D [17:0]), which are not used, must be connected to GND. Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.



2.1.9. Write Cycle Sequence

The write mode of the interface means that host writes commands or data to GC9D01N. The 3-lines serial data packet contains a data/command select bit (D/CX) and a transmission byte. If the D/CX bit is "low", the transmission byte is interpreted as a command byte. If the D/CX bit is "high", the transmission byte is stored as the display data RAM(Memory write command),or command register as parameter.

Any instruction can be sent in any order to GC9D01N and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detailed data format for 3-/4-line serial interface.

Figure 10.





Figure11.



Host processor drives the CSX pin to low and starts by setting the D/CX bit on SDA. The bit is read by GC9D01N on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the host. On the next falling edge of SCL, the next bit (D6) is set on SDA. If the optional D/CX signal is used, a byte is eight read cycle width. The 3/4-line serial interface writes sequence described in the figure as below.



Figure 12.





Figure 13.





2.1.10. Read Cycle Sequence

The read mode of interface means that the host reads register's parameter from GC9D01N. The host has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. GC9D01N latches the SDA (input data) at the rising edges of SCL (serial clock), and then shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit. The read mode has three types of transmitted command data (8-/24-/32-bit) according command code.

Figure 14.






Figure 15.




Figure 16.






Figure 17.




Figure 18.





Figure 19.






2.1.11. Data Transfer Break and Recovery


If there is a break in data transmission by RESX pulse, while transferring a command or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select pin (CSX) is activated after RESX have been high state.

Figure 20.



If there is a break in data transmission by CSX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select pin (CSX) is next activated.


Figure 21.



If two or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than continue to send the remained parameters that was interrupted, then the parameters which had been successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.




Figure 22.



If a two or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters which had been successfully sent are stored and the other parameter of that command remains previous value.

Figure 23.





2.1.12. Data Transfer Pause


It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select pin (CSX) is released to high state after a whole byte of a frame memory data or multiple parameter data has been completed, then GC9D01N will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select pin is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters(if appropriate) or a new command when the chip select pin is next enabled as shown below.

This applies to the following 4 conditions:

- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter




Figure 24.





2.1.13. Serial Interface Pause (3_wire)


Figure 25.





2.1.14. Parallel Interface Pause

Figure 26.





2.1.15. Data Transfer Mode

GC9D01N can provide two different kinds of color depth (16-bit/pixel and 18-bit/pixel) display data to the graphic RAM. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.

2.1.16. Data Transfer Method 1

The image data is sent to the frame memory in the successive frame writing, each time the frame memory is filled by image data, the frame memory pointer is reset to the start point and the next frame is written.


Figure 27.



2.1.17. Data Transfer Method 2

Image data is sent and at the end of each frame memory download, a command is sent to stop frame memory writing. Then start memory write command is sent, and a new frame is downloaded.

Figure 28.



Note 1: These methods are applied to all data transfer color modes on both serial and parallel interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.



2.2. RGB Interface

2.2.1. RGB Interface Selection

GC9D01N has two kinds of RGB interface and these interfaces can be selected by RCM [1:0] bits. When RCM [1:0] bits are set to "10", the DE mode is selected which utilizes VSYNC, HSYNC, DOTCLK, DE, D [17:0] pins; when RCM [1:0] bits are set to "11", the SYNC mode is selected which utilizes which utilizes VSYNC, HSYNC, DOTCLK, D [17:0] pins. Using RGB interface must selection serial interface.

GC9D01N supports several pixel formats that can be selected by RIM bit of F6h command. The selection of a given interfaces is done by setting RCM [1:0] as show in the following table.

Table 9

able 3								
RCM	[1:0]	RIM	D	PI[1:	0]	RGB interface Mode	RGB Mode	Used Pins
1	0	0	1	1	0	18-bit RGB interface (262K colors)	DE Made	VSYNC,HSYNC,DE,DO TCLK,D[17:0]
1	0	0	1	0	1	16-bit RGB interface (65K colors)	DE Mode Valid data is determined by the DE signal	VSYNC,HSYNC,DE,DO TCLK,D[17:13] & D[11:1]
1	0	1	-	· (6-bit RGB interface (262K colors)	THE DE SIGNAL	VSYNC,HSYNC,DE,DO TCLK,D[5:0]
1	1	0	1	1	0	18-bit RGB interface (262K colors)	SYNC Mode In SYNC mode, DE	VSYNC,HSYNC,DOTCL K, D[17:0]
1	1	0	1	0	1	16-bit RGB interface (65K colors)	signal is ignored; blanking	VSYNC,HSYNC,DOTCL K, D[17:13] & D[11:1]
1	1	1		-		6-bit RGB interface (262K colors)	porch is determined by B5h command	VSYNC,HSYNC,DOTCL K, D[5:0]

18-bit data bus interface (D[17:0] is used), RIM=0

Figure 29.

D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
18bpp Frame Memory Write R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						

16-bit data bus interface (D[17:13] & D[11:1] is used) , DPI[2:0] = 101, and RIM=0 Figure 30.



	D17	D16	D15	D14	D13	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1
16bpp Frame Memory Write	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]					B[0]
The LSB data of red/blue color are same as MSB data.																

6-bit data bus interface (D[5:0] is used), RIM=1 **Figure 31.**

	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0
18bpp Frame Memory Write	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						B[0]

Pixel clock (DOTCLK) is running all the time without stopping and used to enter VSYNC, HSYNC, DE and D[17:0] states when there is a rising edge of the DOTCLK. Vertical synchronization (VSYNC) is used to tell when there is received a new frame of the display. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

Horizontal synchronization (HSYNC) is used to tell when there is received a new line of the frame. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal. In DE mode, Data Enable (DE) is used to tell when there is received RGB information that should be transferred on the display. This is a high enable and its state is read to the display module by a rising edge of the DOTCLK signal. D [17:0] are used to tell what is the information of the image that is transferred on the display (When DE= '0' (low) and there is a rising edge of DOTCLK). D [17:0] can be '0' (low) or '1' (high). These lines are read by a rising edge of the DOTCLK signal. In SYNC mode, the valid display data in inputted in pixel unit via D [17:0] according to HFP/HBP settings of HSYNC signal and VFP/VBP setting of VSYNC. In both RGB interface modes, the input display data is written to GRAM first then outputs corresponding source voltage according the gray data from GRAM. **Figure32.**






Table 10.

Parameters	Symbols	Condition	Min.	Тур.	Max.	Units
Horizontal Synchronization	Hsync		2	10	16	DOTCLK
Horizontal Back Porch	HBP		2	20	24	DOTCLK
Horizontal Address	HAdr		-	160	-	DOTCLK
Horizontal Front Porch	HFP		2	10	16	DOTCLK
Vertical Synchronization	Vsync		1	2	4	Line
Vertical Back Porch	VBP		1	2	-	Line
Vertical Address	VAdr		-	160	-	Line
Vertical Front Porch	VFP		3	4	-	Line

Notes:

- 1. Vertical period (one frame) shall be equal to the sum of VBP + VAdr + VFP.
- 2. Horizontal period (one line) shall be equal to the sum of HBP + HAdr + HFP.
- 3. Control signals Hsync shall be transmitted as specified at all times while valid pixels are transferred between the host processor and the display module.







2.2.2. RGB Interface Timing

The timing chart of 18/16-bit RGB interface mode1 and mode 2 is shown as below.

Figure33.







Mode2 RGB SYNC+DE mode


Note 1: The DE signal is not needed when RGB interface SYNC mode is selected.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='0' of "Interface Mode Control (B0h)" command.



The timing chart of 6-bit RGB interface mode is shown as below:

Figure34.



Note 1: 6-bit RGB interface mode only used in the DE interface.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='0' of "Interface Mode Control (B0h)" command.

Note 3: In 6-bit RGB interface mode, each dot of one pixel (R, G and B) is transferred in synchronization with DOTCLK.

Note 4: In 6-bit RGB interface mode, set the cycles of VSYNC, HSYNC and DE to 3 multiples of DOTCLK.



2.3. Display Data RAM (DDRAM)

GC9D01N has an integrated 360x360x18-bit graphic type static RAM. This 291,600 -bytes memory allows storing a 36xRGBx360 image with an 18-bit resolution (262K-color). There is no abnormal visible effect on the display when there are simultaneous panel display read and interface read/write to the same location of the frame memory.

2.4. Display Data Format

GC9D01N supplies 18-/16-/9-/8-bit parallel MCU interface with 8080- I /8080- II series, 3-/4-line serial interface and 6-/16-18-bit parallel RGB interface. The parallel MCU interface and serial interface mode can be selected by external pins IM [3:0] and RGB interface mode can be selected by software command parameters RCM[1:0].



2.4.1.3-line Serial Interface

The 3-line/9-bit serial bus interface of GC9D01N can be used by setting external pin as IM [3:0] to "1101" for serial interface I, IM [3:0] to "1001" for serial interface II. The shown figure is the example of 3-line SPI interface.

Figure39.





Figure 40.





In 3-line serial interface, different display data format is available for three color depths supported by the LCM listed below.

- -4k colors, RGB 4, 4, 4 -bits input.
- -65k colors, RGB 5, 6, 5 -bits input
- -262k colors, RGB 6, 6, 6 -bits input.




1)4K-Colors:12-bit/pixel(RGB 4, 4, 4 -bits input). Figure41.





- Note 1: The pixel data with 12-bit color depth information.
- Note 2: The most significant bits are: Rx3, Gx3 and Bx3.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".

2)65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input). Figure41.




- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".

3)262K-Colors:18-bit/pixel (RGB 6, 6, 6 -bits input).



Figure 42.



- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care Can be set "0" or "1".



2.4.2. 4-line Serial Interface

The 4-line/8-bit serial bus interface of GC9D01N can be used by setting external pin as IM [3:0] to "1111" for serial interface I , IM [3:0] to "1011" for serial interfaceII . The shown figure is the example of 4-line SPI interface.

Figure 43.






Figure 44.



In 4-line serial interface, different display data format is available for two color depths supported by the LCM listed below.

- -4k colors, RGB 4, 4, 4 -bits input.
- -65k colors, RGB 5, 6, 5 -bits input.
- -262k colors, RGB 6, 6, 6 -bits input.


Figure 44.






- Note 1: The pixel data with 12-bit color depth information.
- Note 2: The most significant bits are: Rx3, Gx3 and Bx3.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".

Figure 45.



- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".

Figure 46.



- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".




2.4.3. 2-data-lane mode

This mode is active when 2data_en (B1h[3]) set to "1" in 3-wire. Only frame pixel data write transitions are sent in 2-data-lane mode, register write/read is still sent in 3-wire.

The chip-select nCS (active low) enables and disables the serial interface. SCL is the serial data clock. SDA and DCX (RS)are serial data lines.


Serial data must be input to SDA in the sequence A0, D15 to D10 and DCX(RS) in the sequence A0, D7 to D0. The GC9D01N reads the data at the rising edge of SCL signal. The first bit of serial data A0 is data/command flag. It must be set to "1", D15 to D0 bits are display RAM data.

Figure 47.




Five data formats are supported in 2-data-lane mode, which is indicated by 2data_mdt (B1h[2:0]) .

1)RGB565 1pixel/transition(65K color,2data_mdt[2:0]='000') Figure48.





2)RGB666 1pixel/transition(262K color,2data_mdt[2:0]='001') Figure49.





3)RGB666 2/3pixel/transition(262K color,2data_mdt[2:0]='010') Figure50.








2.4.4.8-bit Parallel MCU Interface

The 8080- I system 8-bit parallel bus interface of GC9D01N can be used by setting external pin as IM [3:0] to "0100". The following shown figure is the example of interface with 8080- I MCU system interface.

Figure 53.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Table 11.

Count	0	1	2	3	4	 317	318	319	320
D/CX	0	1	1	1	1	 1	1	1	1
D7	C 7	0R4	0G2	1R4	1G2	 158R4	158G2	159R4	159G2
D6	C6	0R3	0G1	1R3	1G1	 158R3	158G1	159R3	159G1
D5	C 5	0R2	0 G 0	1R2	1G0	 158R2	158G0	159R2	159G0
D4	C4	0R1	0B4	1R1	1B4	 158R1	158B4	159R1	159B4
D3	C3	0R0	0B3	1R0	1B3	 158R0	158B3	159R0	159B3
D2	C2	0G5	0B2	1G5	1B2	 157G5	158B2	158G5	159B2
D1	C1	0G4	0B1	1G4	1B1	 157G4	158B1	158G4	159B1
D0	C0	0G3	0B0	1G3	1B0	 157G3	158B0	158G3	159B0




2) 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".

Table12.

Count	0	1	2	3	 478	479	480
D/CX	0	1	1	1	 1	1	1
D7	C 7	0R5	0G5	0B5	 159R5	159G5	159B5
D6	C6	0R4	0G4	0B4	 159R4	159G4	159B4
D5	C 5	0R3	0G3	0B3	 159R3	159G3	159B3
D4	C4	0R2	0G2	0B2	 159R2	159G2	159B2
D3	C3	0R1	0G1	0B1	 159R1	159G1	159B1
D2	C2	0R0	0G0	0B0	 159R0	159G0	159B0
D1	C1						
D0	C0						

The 8080-II system 8-bit parallel bus interface of GC9D01N can be used by settings as IM [3:0] = "0000". The following shown figure is the example of interface with 8080-II MCU system interface. **Figure54.**



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Table13.

1001010	-								
Count	0	1	2	3	4	 237	238	239	240
D/CX	0	1	1	1	1	 1	1	1	1
D17	C7	0R4	0G2	1R4	1G2	 158R4	158G2	159R4	159G2
D16	C6	0R3	0G1	1R3	1G1	 158R3	158G1	159R3	159G1
D15	C 5	0R2	0G0	1R2	1G0	 158R2	158G0	159R2	159G0
D14	C4	0R1	0B4	1R1	1B4	 158R1	158B4	159R1	159B4
D13	C3	0R0	0B3	1R0	1B3	 158R0	158B3	159R0	159B3
D12	C2	0G5	0B2	1G5	1B2	 158G5	158B2	158G5	159B2
D11	C1	0G4	0B1	1G4	1B1	 158G4	158B1	158G4	159B1
D10	C0	0G3	0B0	1G3	1B0	 158G3	158B0	158G3	159B0



2) 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".

Table14.


Count	0	1	2	3		478	479	480
D/CX	0	1	1	1		1	1	1
D17	C7	0R5	0G5	0B5		159R5	159G5	159B5
D16	C6	0R4	0G4	0B4	•••	159R4	159G4	159B4
D15	C 5	0R3	0G3	0B3		159R3	159G3	159B3
D14	C4	0R2	0G2	0B2		159R2	159G2	159B2
D13	C3	0R1	0G1	0B1		159R1	159G1	159B1
D12	C2	0R0	0G0	0B0		159R0	159G0	159B0
D11	C1							
D10	C0							



2.4.5.9-bit Parallel MCU Interface

The 8080-I system 9-bit parallel bus interface of GC9D01N can be selected by setting hardware pin IM [3:0] to "0101". The following shown figure is the example of interface with 8080- I MCU system interface.

Figure 55.



1)262K-Colors,:18-bit/pixel(RGB 6, 6, 6 -bits input).

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".


Table15.

Count	0	1	2	3	4		317	318	319	320
D/CX	0	1	1	1	1		1	1	1	1
D8		0R5	0G2	1R5	1G2		158R5	158G2	159R5	159G2
D7	C7	0R4	0G1	1R4	1G1		158R4	158G1	159R4	159G1
D6	C6	0R3	0G0	1R3	1G0		358R3	158G0	159R3	159G0
D5	C5	0R2	0B5	1R2	1B5		158R2	158B5	159R2	159B5
D4	C4	0R1_	0B4	1R1	1B4		158R1	158B4	159R1	159B4
D3	C3	0R0	0B3	1R0	1B3		158R0	158B3	159R0	159B3
D2	C2	0G5	0B2	1G5	1B2		158G5	158B2	159G5	159B2
D1	C1	0G4	0B1	1G4	1B1		158G4	158B1	159G4	159B1
D0	C0	0G3	0B0	1G3	1B0	•••	158G3	158B0	159G3	159B0



The 8080- II system 9-bit parallel bus interface of GC9D01N can be selected by setting hardware pin IM [3:0] to "0001". The following shown figure is the example of interface with 8080- MCU system interface.

Figure 56.



1)262K-Colors,:18-bit/pixel(RGB 6, 6, 6 -bits input).

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".

Table16.


Count	0	1	2	3	4	 317	318	319	320
D/CX	0	1	1	1	1	 1	1	1	1
D17	C7	0R5	0G2	1R5	1G2	 158R5	158G2	159R5	159G2
D16	C6	0R4	0G1	1R4	1G1	 158R4	158G1	159R4	159G1
D15	C5	0R3	0G0	1R3	1G0	 358R3	158G0	159R3	159G0
D14	C4	0R2	0B5	1R2	1B5	 158R2	158B5	159R2	159B5
D13	C3	0R1	0B4	1R1	1B4	 158R1	158B4	159R1	159B4
D12	C2	0R0	0B3	1R0	1B3	 158R0	158B3	159R0	159B3
D11	C1	0G5	0B2	1G5	1B2	 158G5	158B2	159G5	159B2
D10	C0	0G4	0B1	1G4	1B1	 158G4	158B1	159G4	159B1
D9		0G3	0B0	1 G 3	1B0	 158G3	158B0	159G3	159B0



2.4.6. 16-bit Parallel MCU Interface

The 8080- I system 16-bit parallel bus interface of GC9D01N can be selected by setting hardware pin IM[3:0] to "0110". The following shown figure is the example of interface with 8080- I MCU system interface.

Figure 57.



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

1)65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Table17.

Table 17.							
Count	0	1	2	3	 158	159	160
D/CX	0	1	1	1	 1	1	1
D15		0R4	1R4	2R4	 157R4	158R4	159R4
D14		0R3	1R3	2R3	 157R3	158R3	159R3
D13		0R2	1R2	2R2	 157R2	158R2	159R2
D12		0R1	1R1	2R1	 157R1	158R1	159R1
D11		0R0	1R0	2R0	 157R0	158R0	159R0
D10		0G5	1G5	2G5	 157G5	158G5	159G5
D9		0G4	1G4	2G4	 157G4	158G4	159G4
D8		0G3	1G3	2G3	 157G3	158G3	159G3
D7	C7	0G2	1G2	2G2	 157G2	158G2	159G2
D6	C6	0G1	1G1	2G1	 157G1	158G1	159G1
D5	C5	0G0	1G0	2G0	 157G0	158G0	159G0
D4	C4	0B4	1B4	2B4	 157B4	158B4	159B4
D3	C3	0B3	1B3	2B3	 157B3	158B3	159B3
D2	C2	0B2	1B2	2B2	 157B2	158B2	159B2
D1	C1	0B1	1B1	2B1	 157B1	158B1	159B1
D0	C0	0B0	1B0	2B0	 157B0	158B0	159B0

2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110".

1)MDT[1:0]="00"



Table18.

Count	0	1	2	3		238	239	240
D/CX	0	1	1	1		1	1	1
D15		0R5	0B5	1G5		158R5	158B5	159G5
D14		0R4	0B4	1G4		158R4	158B4	159G4
D13		0R3	0B3	1G3	•••	158R3	158B3	159G3
D12		0R2	0B2	1G2	•••	158R2	158B2	159G2
D11		0R1	0B1	1G1		158R1	158B1	159G1
D10		0R0	0B0	1G0	•••	158R0	158B0	159G0
D9								KY,
D8								
D7	C 7	0G5	1R5	1B5	•••	158G5	159R5	159B5
D6	C6	0G4	1R4	1B4		158G4	159R4	159B4
D5	C5	0G3	1R3	1B3		158G3	159R3	159B3
D4	C4	0G2	1R2	1B2		158G2	159R2	159B2
D3	C3	0G1	1R1	1B1		158G1	159R1	159B1
D2	C2	0G0	1R0	1B0		158G0	159R0	159B0
D1	C1			Y				
D0	C0							

2)MDT[1:0]="01"

Table19.

Count	0	1	2	3			317	318	319	320
D/CX	0	1	1	1		•••	1	1	1	1
D15		0R5	0B5	1R5	1B5	•••	158R5	158B5	159R5	159B5
D14		0R4	0B4	1R4	1B4		158R4	158B4	159R4	159B4
D13		0R3	0B3	1R3	1B3		158R3	158B3	159R3	159B3
D12		0R2	0B2	1R2	1B2		158R2	158B2	159R2	159B2
D11		0R1	0B1	1R1	1B1		158R1	158B1	159R1	159B1
D10		0R0	0B0	1R0	1B0		158R0	158B0	159R0	159B0
D9										
D8										
D7	C7	0G5		1G5			158G5		159G5	
D6	C6	0G4		1G4			158G4		159G4	
D5	C5	0G3		1G3			158G3		159G3	
D4	C4	0G2		1G2			158G2		159G2	
D3	C3	0G1		1G1			158G1		159G1	
D2	C2	0G0		1G0			158G0		159G0	
D1	C1									
D0	C0									



3)MDT[1:0]="10"

Table20.

Count	0	1	2	3			317	318	319	320
D/CX	0	1	1	1			1	1	1	1
D15		0R5	0B1	1R5	1B1		158R5	158B1	159R5	159B1
D14		0R4	0B0	1R4	1B0		158R4	158B0	159R4	159B0
D13		0R3		1R3		•••	158R3		159R3	
D12		0R2		1R2		•••	158R2		159R2	
D11		0R1		1R1			158R1		159R1	
D10		0R0		1R0			158R0		159R0	
D9		0G5		1G5		•••	158G5		159G5	
D8		0G4		1G4			158G4		159G4	
D7	C 7	0G3		1G3		•••	158G3	K'O	159G3	
D6	C6	0G2		1G2			158G2		159G2	
D5	C5	0G1		1G1			158G1		159G1	
D4	C4	0G0		1G0		:	158G0		159G0	
D3	C3	0B5		1B5			158B5		159B5	
D2	C2	0B4		1B4		1	158B4		159B4	
D1	C1	0B3		1B3		•••	158B3		159B3	
D0	C0	0B2		1B2			158B2		159B2	

4)MDT[1:0]="11"


Table21.

Tablez									
Count	0	1	2	3		 317	318	319	320
D/CX	0	1	1	1		 1	1	1	1
D15			0R3		1R3		158R3		159R3
D14			0R2		1R2		158R2		159R2
D13			0R1		1R1		158R1		159R1
D12			0R0		1R0		158R0		159R0
D11			0G5		1G5		158G5		159G5
D10			0G4		1G4		158G4		159G4
D9			0G3		1G3		158G3		159G3
D8			0G2		1G2		158G2		159G2
D7	C 7		0G1		1G1		158G1		159G1
D6	C6		0G0		1G0		158G0		159G0
D5	C 5		0B5		1B5		158B5		159B5
D4	C4		0B4		1B4		158B4		159B4
D3	C3		0B3		1B3		158B3		159B3
D2	C2		0B2		1B2		158B2		159B2
D1	C1	0R5	0B1	1R5	1B1	 158R5	158B1	159R5	159B1



D0 C0 0R4 0B0 1R4 1B0 ... 158R4 158B0 159R4 159B0

The 8080-II system 16-bit parallel bus interface of GC9D01N can be selected by settings IM [3:0] ="0010". The following shown figure is the example of interface with 8080- MCU system interface. **Figure 58.**



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Table22.

Count	0	1	2	3	 158	159	160
D/CX	0	1	1	1	 1	1	1
D17		0R4	1R4	2R4	 157R4	158R4	159R4
D16		0R3	1R3	2R3	 157R3	158R3	159R3
D15		0R2	1R2	2R2	 157R2	158R2	159R2
D14		0R1	1R1	2R1	 157R1	158R1	159R1
D13		0R0	1R0	2R0	 157R0	158R0	159R0
D12		0G5	1 G 5	2G5	 157G5	158G5	159G5
D11		0G4	1G4	2G4	 157G4	158G4	159G4
D10		0G3	1G3	2G3	 157G3	158G3	159G3
D8	C7	0G2	1G2	2G2	 157G2	158G2	159G2
D7	C6	0G1	1G1	2G1	 157G1	158G1	159G1
D6	C5	0G0	1G0	2G0	 157G0	158G0	159G0
D5	C4	0B4	1B4	2B4	 157B4	158B4	159B4
D4	C3	0B3	1B3	2B3	 157B3	158B3	159B3
D3	C2	0B2	1B2	2B2	 157B2	158B2	159B2
D2	C1	0B1	1B1	2B1	 157B1	158B1	159B1
D1	C0	0B0	1B0	2B0	 157B0	158B0	159B0



2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110".

1)MDT[1:0]=00

Table23.

Count	0	1	2	3		238	239	240
D/CX	0	1	1	1		1	1	1
D17		0R5	0B5	1G5		158R5	158B5	159G5
D16		0R4	0B4	1G4		158R4	158B4	159G4
D15		0R3	0B3	1G3		158R3	158B3	159G3
D14		0R2	0B2	1G2		158R2	158B2	159G2
D13		0R1	0B1	1G1		158R1	158B1	159G1
D12		0R0	0B0	1G0	•••	158R0	158B0	159G0
D11								
D10								
D8	C7	0G5	1R5	1B5		158 G 5	159R5	159B5
D7	C6	0G4	1R4	1B4		158G4	159R4	159B4
D6	C5	0G3	1R3	1B3		158G3	159R3	159B3
D5	C4	0G2	1R2	1B2		158G2	159R2	159B2
D4	C3	0G1	1R1	1B1		158G1	159R1	159B1
D3	C2	0G0	1R0	1B0	·	158G0	159R0	159B0
D2	C1							
D1	C0							

2)MDT[1:0]=01

Table24.

Table24										
Count	0	1	2	3			317	318	719	320
D/CX	0	1	1	1			1	1	1	1
D17		0R5	0B5	1R5	1B5		158R5	158B5	159R5	159B5
D16		0R4	0B4	1R4	1B4	•••	158R4	158B4	159R4	159B4
D15		0R3	0B3	1R3	1B3		158R3	158B3	159R3	159B3
D14		0R2	0B2	1R2	1B2		158R2	158B2	159R2	159B2
D13		0R1	0B1	1R1	1B1		158R1	158B1	159R1	159B1
D12		0R0	0B0	1R0	1B0		158R0	158B0	159R0	159B0
D11						•••				
D10						•••				
D8	C 7	0G5		1G5		•••	158G5		159G5	
D7	C6	0G4		1G4		•••	158G4		159G4	
D6	C5	0G3		1G3		•••	158G3		159G3	
D5	C4	0G2		1G2		•••	158G2		159G2	
D4	C3	0G1		1G1		•••	158G1		159G1	
D3	C2	0G0		1G0		•••	158G0		159G0	
D2	C1									



GC9D01N Datasheet

D1	C0					

3)MDT[1:0]=10

Table25.

Count	0	1	2	3			317	318	319	320
D/CX	0	1	1	1			1	1	1	1
D17		0R5	0B1	1R5	1B1		158R5	158B1	159R5	159B1
D16		0R4	0B0	1R4	1B0		158R4	158B0	159R4	159B0
D15		0R3		1R3		•••	158R3		159R3	
D14		0R2		1R2		•••	158R2		159R2	
D13		0R1		1R1			158R1		159R1	
D12		0R0		1R0		•••	158R0		159R0	
D11		0G5		1G5		•••	158G5		159G5	
D10		0G4		1G4			158G4		159G4	
D8	C 7	0G3		1G3		•••	158G3		159G3	
D7	C6	0G2		1G2			158G2		159G2	
D6	C5	0G1		1G1		•••	158G1		159G1	
D5	C4	0G0		1G0			158G0		159G0	
D4	C3	0B5		1B5			158B5		159B5	
D3	C2	0B4		1B4			158B4		159B4	
D2	C1	0B3		1B3			158B3		159B3	
D1	C0	0B2		1B2			158B2		159B2	

4)MDT[1:0]=11

Table26.


Count	0	1	2	3			317	318	319	320
D/CX	0	1	1	1			1	1	1	1
D17			0R3		1R3			158R3		159R3
D16			0R2		1R2	•••		158R2		159R2
D15			0R1		1R1	•••		158R1		159R1
D14			0R0		1R0	•••		158R0		159R0
D13			0G5		1G5	•••		158G5		159G5
D12			0G4		1G4	•••		158G4		159G4
D11			0G3		1G3	•••		158G3		159G3
D10			0G2		1G2	•••		158G2		159G2
D8	C 7		0G1		1G1	•••		158G1		159G1
D7	C6		0G0		1G0	•••		158G0		159G0
D6	C 5		0B5		1B5	•••		358B5		159B5
D5	C4		0B4		1B4	•••		358B4		159B4
D4	C3		0B3		1B3	•••		358B3		159B3
D3	C2		0B2		1B2	•••		358B2		159B2
D2	C1	0R5	0B1	1R5	1B1	•••	158R5	358B1	159R5	159B1
D1	C0	0R4	0B0	1R4	1B0		158R4	358B0	159R4	159B0



2.4.7. 18-bit Parallel MCU Interface

The 8080-I system 18-bit parallel bus interface I of GC9D01N can be selected by setting hardware pin IM[3:0] to "0111". The following shown figure is the example of interface with 8080-I MCU system interface.

Figure 58.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.
- 1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".



Table27.

Count	0	1	2	3	 158	159	160
D/CX	0	1	1	1	 1	1	1
D17							
D16							
D15		0R4	1R4	2R4	 157R4	158R4	159R4
D14		0R3	1R3	2R3	 157R3	158R3	159R3
D13		0R2	1R2	2R2	 157R2	158R2	159R2
D12		0R1	1R1	2R1	 157R1	158R1	159R1
D11		0R0	1R0	2R0	 157R0	158R0	159R0
D10		0G5	1G5	2G5	 157G5	158G5	159G5
D9		0G4	1G4	2G4	 157G4	158G4	159G4
D8		0G3	1G3	2G3	 157G3	158G3	159G3
D7	C7	0G2	1G2	2G2	 157G2	158G2	159G2
D6	C6	0G1	1G1	2G1	 157G1	158G1	159G1
D5	C5	0G0	1G0	2G0	 157G0	158G0	159G0
D4	C4	0B4	1B4	2B4	 157B4	158B4	159B4
D3	C3	0B3	1B3	2B3	 157B3	158B3	159B3
D2	C2	0B2	1B2	2B2	 157B2	158B2	159B2
D1	C1	0B1	1B1	2B1	 157B1	158B1	159B1
D0	C0	0B0	1B0	2B0	 157B0	158B0	159B0

2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110".

Table28.

Tablezo.			1		ſ		1	
Count	0	1	2	3		158	159	160
D/CX	0	1	1	1	•••	1	1	1
D17		0R5	1R5	2R5		157R5	158R5	159R5
D16		0R4	1R4	2R4		157R4	158R4	159R4
D15		0R3	1R3	2R3		157R3	158R3	159R3
D14		0R2	1R2	2R2		157R2	158R2	159R2
D13		0R1	1R1	2R1		157R1	158R1	159R1
D12		0R0	1R0	2R0		157R0	158R0	159R0
D11		0G5	1G5	2G5		157G5	158G5	159G5
D10		0G4	1G4	2G4		157G4	158G4	159G4
D9		0G3	1G3	2G3		157G3	158G3	159G3
D8		0G2	1G2	2G2		157G2	158G2	159G2
D7	C 7	0G1	1G1	2G1		157G1	158G1	159G1
D6	C6	0G0	1G0	2G0		157G0	158G0	159G0
D5	C5	0B5	1B5	2B5		157B5	158B5	159B5
D4	C4	0B4	1B4	2B4		157B4	158B4	159B4




GC9D01N Datasheet

Figure 59.

D3	C3	0B3	1B3	2B3	 157B3	158B3	159B3
D2	C2	0B2	1B2	2B2	 157B2	158B2	159B2
D1	C1	0B1	1B1	2B1	 157B1	158B1	159B1
D0	C0	0B0	1B0	2B0	 157B0	158B0	159B0

The 8080-II system 18-bit parallel bus interface mode can be selected by settings IM [3:0] ="0011". The following shown figure is the example of interface with 8080- MCU system interface.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.





1)65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Table29.

Count	0	1	2	3	 158	159	160
D/CX	0	1	1	1	 1	1	1
D17							
D16							
D15		0R4	1R4	2R4	 157R4	158R4	159R4
D14		0R3	1R3	2R3	 157R3	158R3	159R3
D13		0R2	1R2	2R2	 157R2	158R2	159R2
D12		0R1	1R1	2R1	 157R1	158R1	159R1
D11		0R0	1R0	2R0	 157R0	158R0	159R0
D10		0G5	1G5	2G5	 157G5	158G5	159G5
D9		0G4	1G4	2G4	 157G4	158G4	159G4
D8	C7	0G3	1G3	2G3	 157G3	158G3	159G3
D7	C6	0G2	1G2	2G2	 157G2	158G2	159G2
D6	C 5	0G1	1G1	2G1	 157G1	158G1	159G1
D5	C4	0G0	1G0	2G0	 157G0	158G0	159G0
D4	C3	0B4	1B4	2B4	 157B4	158B4	159B4
D3	C2	0B3	1B3	2B3	 157B3	158B3	159B3
D2	C1	0B2	1B2	2B2	 157B2	158B2	159B2
D1	C0	0B1	1B1	2B1	 157B1	158B1	159B1
D0		0 B0	1B0	2B0	 157B0	158B0	159B0

2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110".

Table30.

Count	0	1	2	3		158	159	160
D/CX	0	1	1	1		1	1	1
D17		0R5	1R5	2R5		157R5	158R5	159R5
D16		0R4	1R4	2R4		157R4	158R4	159R4
D15		0R3	1R3	2R3		157R3	158R3	159R3
D14		0R2	1R2	2R2		157R2	158R2	159R2
D13		0R1	1R1	2R1	•••	157R1	158R1	159R1
D12		0R0	1R0	2R0		157R0	158R0	159R0
D11		0G5	1G5	2G5		157G5	158G5	159G5
D10		0G4	1G4	2G4		157G4	158G4	159G4
D9		0G3	1G3	2G3		157G3	158G3	159G3
D8	C 7	0G2	1G2	2G2		157G2	158G2	159G2
D7	C6	0G1	1G1	2G1		157G1	158G1	159G1



GC9D01N Datasheet

D6	C5	0G0	1G0	2G0	 157G0	158G0	159G0
D5	C4	0B5	1B5	2B5	 157B5	158B5	159B5
D4	C3	0B4	1B4	2B4	 157B4	158B4	159B4
D3	C2	0B3	1B3	2B3	 157B3	158B3	159B3
D2	C1	0B2	1B2	2B2	 157B2	158B2	159B2
D1	C0	0B1	1B1	2B1	 157B1	158B1	159B1
D0		0B0	1B0	2B0	 157B0	158B0	159B0






2.4.8.6-bit Parallel RGB Interface

The 6-bit RGB interface is selected by setting the RIM bit to "1". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 6-bit RGB data bus (D [5:0]) according to the data enable signal (DE) when RCM [1:0] are set to "10". the valid display data is inputted in pixel unit via D [5:0] according to the VFP/VBP and HFP/HBP settings. Unused pins must be connected to GND to ensure normally operation. Registers can be set by the SPI system interface.

1)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input). Figure60.



GC9D01N has data transfer counters to count the first, second, third data transfer in 6-bit RGB interface mode. The transfer counter is always reset to the state of first data transfer on the falling edge of VSYNC. If a mismatch arises in the number of each data transfer, the counter is reset to the state of first data transfer at the start of the frame (i.e. on the falling edge of VSYNC) to restart data transfer in the correct order from the next frame. This function is expedient for moving picture display, which requires consecutive data transfer in light of minimizing effects from failed data transfer and enabling the system to return to a normal state.


Note that internal display operation is performed in units of pixels (RGB: taking 3 inputs of DOTCLK). Accordingly, the number of DOTCLK inputs in one frame period must be a multiple of 3 to complete data transfer correctly. Otherwise it will affect the display of that frame as well as the next frame.



2.4.9. 16-bit Parallel RGB Interface

The 16-bit RGB interface is selected by setting the DPI [2:0] bits to "101". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data is transferred to the internal GRAM in synchronization with the display operation via 16-bit RGB data bus (D[17:13] & D[11:0]) according to the data enable signal (DE). The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D[17:13] & D[11:0] according to the VFP/VBP and HFP/HBP settings. The unused D12 and D0 pins must be connected to GND for ensure normally operation. Registers can be set by the SPI system interface.

Figure 62.





2.4.10. 18-bit Parallel RGB Interface

The 18-bit RGB interface is selected by setting the DPI [2:0] bits to "110". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 18-bit RGB data bus (D [17:0]) according to the data enable signal (DE) when RCM [1:0] are set to "10". The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D[17:0] according to the VFP/VBP and HFP/HBP settings. Registers can be set by the SPI system interface.







3. Function Description


3.1. Display data GRAM mapping


The display data RAM stores display dots and consists of 160x160x18 bits. There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC. There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.

Every pixel (18-bit) data in GRAM is located by a (Page, Column) address (Y, X). By specifying the arbitrary window address **SC**, **EC** bits and **SP**, **EP** bits, it is possible to access the GRAM by setting RAMWR or RAMRD commands from start positions of the window address.

GRAM address for display panel position as shown in the following table **Table31.**

(00,00)h	(00,01)h	 (00, 9D)h	(00, 9E)h	(00,9F)h
(01,00)h	(01,01)h	 (01, 9D)h	(01, 9E)h	(01, 9F)h
(02,00)h	(02,01)h	 (02, 9D)h	(02, 9E)h	(02, 9F)h
(03,00)h	(03,01)h	 (03, 9D)h	(03, 9E)h	(03, 9F)h
(9D,00)h	(9D,01)h	 (9D,9D)h	(9D, 9E)h	(9D, 9E)h
(9E,00)h	(9E,01)h	 (9E,9E)h	(9E, 9E)h	(9E, 9E)h
(9F,00)h	(9F,01)h	 (9F,9F)h	(9F, 9F)h	(9F, 9F)h





D5	D6	D7	CASET			PASET		
0	0	0	Direct to Physical Column F	Pointer	Direct to Physical Page Pointer			
0	0	1	Direct to Physical Column F	Pointer	Direct to (159	P-Physical Page Pointer)		
0	1	0	Direct to (159-Physical Colu	umn Pointer)	Direct to Phy	sical Page Pointer		
0	1	1	Direct to (159-Physical Colu	umn Pointer)	Direct to (159	9-Physical Page Pointer)		
1	0	0	Direct to Physical Page Poi	nter	Direct to Phy	sical Column Pointer		
1	0	1	Direct to (159-Physical Pag	e Pointer)	Direct to Phy	sical Column Pointer		
1	1	0	Direct to Physical Page Poi	nter	Direct to (159	9-Physical Column Pointer)		
1	1	1	Direct to (159-Physical Pag	e Pointer)	Direct to (159	9-Physical Column Pointer)		
		Coi	ndition	Column	Counter	Page counter		
Whei	n RAMW	R/RAMF	RD command is accepted	Return to "Sta	ırt column"	Return to "Start Page"		
	Comple	ete Pixel	Read/Write action	Increment by	1	No change		
The (Column v	alues is	large than "End Column"	Return to "Sta	ırt column"	Increment by 1		
The	e Page c	ounter is	large than "End Page"	Return to "Sta	ırt column"	Return to "Start Page"		



D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0						B0

One pixel unit represents 1 column and 1 page counter value on the Frame Memory.

Display Data		1ADCT aramet		Image in the Memory	Image in the Driver (Frame Memory)
Direction	MV	MX	MY	(MCU)	inage in the Briver (Frame Memory)
Normal	0	0	0	B	Memory(0,0) B Counter(0,0) E E
Y-Mirror	0	0	1	B	Memory(0,0) Counter(0,0)
X-Mirror	0	1	0	B	Memory(0,0)
X-Mirror Y-Mirror	0	1	1		Memory(0,0) B Counter(0,0)
X-Y Exchange	1	0	0	B	Memor(0,0) B
X-Y Exchange Y-Mirror	1	0	1	B	Memory(0,0) Counter(0,0) B
X-Y Exchange X-Mirror	1	1	0	B	Memory(0,0)
X-Y Exchange X-Mirror Y-Mirror	1	1	1	B	Memory(0,0)




3.3. GRAM to display address mapping

By setting the SS, the relation between the source output channel and the GRAM address can be changed as reverse display. By setting the GS, the relation between the gate output channel and the GRAM address can be changed as reverse display. By setting the BGR, the relation between the source output channel and the <R>, <G>, dot allocation can be reversed for different LCD color filter arrangement.

The following Tables show relations among the GRAM data allocation, the source output channel, and the R, G, B dot allocation.

GRAM X address and display panel position:

GC9D01N supports three kinds of display mode: one is Normal Display Mode, the other is Partial Display Mode, and Scrolling Display Mode.






3.3.1. Normal display on or partial mode on, vertical scroll off

In this mode, content of the frame memory within an area where column pointer is 0000h to 0167h and page pointer is 0000h to 0167h is displayed.


To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0,0) Figure 66.





3.3.2. Vertical scroll display mode

When setting R37h, the scrolling display mode is active, and the vertical scrolling display is specified by **TFA**, **VSA**, **BFA** bits (R33h) and **VSP** bits (R37h).



Note: When Vertical Scrolling Definition Parameters(TFA+VSA+BFA) ≠160, scrolling mode is undefined.




3.3.3. Updating order on display active area in RGB interface mode


There is defined different kind of updating orders for display in RGB interface mode (**RCM** [1:0] = 1 1x').

These updating are controlled by **MY** and **MX** bits. Data streaming direction from the host to the display is described in the following figure.


Figure 74.



Updating order when MY = '0' and MX = '0' Figure 75.




Updating order when MY = '0' and MX = '1' Figure 76.




Updating order when MY = '1' and MX = '0' Figure 77.





Updating order when MY = '1' and MX = '1' Figure 78.



Rules for updating order on display active area in RGB interface display mode: Table37.

Condition	Horizontal Counter	Vertical Counter
An active VS signal is received	Return to 0	Return to 0
Single Pixel information of the active area is received	Increment by 1	No change
An active HS signal between two active area lines	Return to 0	Increment by 1
The Horizontal counter value is larger than X	Return to 0 "Start	Return to "Start
and the Vertical counter value is larger than Y	Column"	Page"

Note: Pixel order is RGB on the display.



3.4. Tearing effect output line


The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect signal is defined by the parameter of the Tearing Effect Line On command. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.





3.4.1. Tearing effect line modes

Mode 1, The Tearing Effect Output signal consists of V-Blanking Information only: **Figure 79.**



tVdh= The LCD display is not updated from the Frame Memory

tvdl = The LCD display is updated from the Frame Memory (except Invisible Line - see below)

Mode 2, The Tearing Effect Output signal consists of V-Blanking and H-Blanking Information, there is one V-sync and 160 H-sync pulses per field. **Figure 80**.



thdh= The LCD display is not updated from the Frame Memory


thdl= The LCD display is updated from the Frame Memory (except Invisible Line – see above)



3.4.2. Tearing effect line timing

The Tearing Effect signal is described below.

Figure81.




Idle Mode Off (Frame Rate = 20~65 Hz)

Table38.

Symbol	Parameter		Spec.		Description	
Syllibol	Faraillelei	Min.	Max.	Unit	Description	
tvdl	Vertical Timing Low Duration	TBD	-	ms	-	
tvdh	Vertical Timing High Duration	1000	-	us	-	
thdl	Horizontal Timing Low Duration	TBD	-	us	-	
thdh	Horizontal Timing High Duration	TBD	500	us	-	

Note: Idle Mode Off (Frame Rate = $20\sim65$ Hz) ,The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.

Figure82.



The Tearing Effect Output Line is fed back to the MCU and should be used to avoid Tearing Effect.



3.5. Source driver

The GC9D01N contains a 240 channels of source driver (S1~S240) which is used for driving the source line of TFT LCD panel. The source driver converts the digital data from GRAM into the analog voltage for 240 channels and generates corresponding

gray scale voltage output, which can realize a 262K colors display simultaneously. Since the output circuit of this source driver incorporates an operational amplifier, a positive and a negative voltage can be alternately outputted from each channel.

3.6. Gate driver

The GC9D01N contains a 32 gate channels of gate driver (G1~G32) which is used for driving the gate. The gate driver level is VGH when scan some line, VGL the other lines.






3.7. LCD power generation circuit

3.7.1. Power supply circuit

The power circuit of GC9D01N is used to generate supply voltages for LCD panel driving. **Figure83.**






3.7.2. LCD power generation scheme

The boost voltage generated is shown as below.

Figure84.



LCD power generation scheme



3.8. Gamma Correction

GC9D01N incorporates the γ -correction function to display 262,144 colors for the LCD panel. The γ -correction is performed with 3 groups of registers determining eight reference grayscale levels, which are gradient adjustment, amplitude adjustment and fine-adjustment registers for positive and negative polarities, to make GC9D01N available with liquid crystal panels of various characteristics. **Figure85.**








Figure86.



Grayscale Voltage Generation




Figure87.Dot inversion



Relationship between Source Output and VCOM







3.9. Power Level Definition

3.9.1. Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

- Normal Mode On (full display), Idle Mode Off, Sleep Out.
 In this mode, the display is able to show maximum 262,144 colors.
- 2. Partial Mode On, Idle Mode Off, Sleep Out.

 In this mode part of the display is used with maximum 262,144 colors.
- 3. Normal Mode On (full display), Idle Mode On, Sleep Out.
 In this mode, the full display area is used but with 8 colors.
- 4. Partial Mode On, Idle Mode On, Sleep Out.

 In this mode, part of the display is used but with 8 colors.
- 5. Sleep In Mode.

In this mode, the DC: DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with VDDI power supply. Contents of the memory are safe.

6. Power Off Mode.


In this mode, both VDDB and VDDI are removed.

Note1: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.



3.9.2. Power Flow Chart

Figure89.



Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.

Note 2: There is not any limitation, which is not specified by User, when there is changing from one power mode to another power mode.




3.10. Brightness control block

There is an external output signal from brightness block, LEDPWM to control the LED driver IC in order to control display brightness.

There are resister bits, DBV[7:0] of R51h, for display brightness of manual brightness setting. The LEDPWM duty is calculated as DBV[7:0]/255 x period (affected by OSC frequency).

For example: LEDPWM period = 3ms, and DBV[7:0] = '200DEC'. Then LEDPWM duty = 200 / 255=78.1%. Correspond to the LEDPWM period = 3ms, the high-level of LEDPWM (high effective) = 2.344ms, and the low-level of LEDPWM = 0.656ms.

Figure 90.



LEDPWM output duty



3.11. Input/output pin state

3.11.1. Output pins

Table40.

Output or Bi-directional pins	After Power On	After Hardware Reset
DB17 to DB0 (Output driver)	High-Z (Inactive)	High-Z (Inactive)
SDA	High-Z (Inactive)	High-Z (Inactive)
SDO	High-Z (Inactive)	High-Z (Inactive)
TE	Low	Low
LEDPWM	Low	Low

Characteristics of output pins

3.11.2. Input pins

Table41.

Ī				
Input	During Power	After	After Hardware	During Power
pins	On Process	Power On	Reset	Off Process
RESX	Input valid	Input valid	Input valid	Input valid
CSX	Input invalid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input invalid
SDA	Input invalid	Input valid	Input valid	Input invalid
VSYNC	Input invalid	Input valid	Input valid	Input invalid
HSYNC	Input invalid	Input valid	Input valid	Input invalid
DE	Input invalid	Input valid	Input valid	Input invalid
DOTCLK	Input invalid	Input valid	Input valid	Input invalid
D[17:0]	Input invalid	Input valid	Input valid	Input invalid
IM[3:0]	Input invalid	Input valid	Input valid	Input invalid

Characteristics of input pins



4. Command

4.1. Command List

				Regu	lative	Comn	nand Set						
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	0	1	↑	XX	0	0	0	0	0	1	0	0	04h
Read Display	1	↑	1	XX	Χ	Χ	Χ	Х	Χ	Χ	X	X	XX
Identification	1	\uparrow	1	XX				ID_1	[7:0]		A		00
Information 2	1	\uparrow	1	XX				ID_2	2[7:0]				9D
	1	↑	1	XX				ID_3	3[7:0]				01
	0	1	↑	XX	0	0	0	0	1	0	0	1	09h
	1	↑	1	XX	Χ	Χ	X	X	X	X	Χ	Χ	XX
Read Display	1	↑	1	XX			D[3	31:25]				Χ	00
Status	1	↑	1	XX	Χ		D[22:20]			D[1	9:16]		61
	1	↑	1	XX	X	X	X	X	Χ		D[10	:8]	00
	1	↑	1	XX		D[7:	:5]	Х	Χ	Χ	Χ	Χ	00
Enter Sleep Mode	0	1	↑	XX	0	0	0	1	0	0	0	0	10h
Sleep OUT	0	1	1	XX	0	0	0	1	0	0	0	1	11h
Partial Mode ON	0	1	1	xx	0	0	0	1	0	0	1	0	12h
Normal Display Mode ON	0	+	1	XX	0	0	0	1	0	0	1	1	13h
Display Inversion OFF	0	1	↑	XX	0	0	1	0	0	0	0	0	20h
Display Inversion ON	0	1	1	XX	0	0	1	0	0	0	0	1	21h
Display OFF	0	1	\uparrow	XX	0	0	1	0	1	0	0	0	28h
Display ON	0	1	↑	XX	0	0	1	0	1	0	0	1	29h
	0	1	↑	XX	0	0	1	0	1	0	1	0	2Ah
Column	1	1	↑	XX				SC[15:8]		-		00
Address Set	1	1	↑	XX				SC	[7:0]				00
Address Set	1	1	↑	XX	EC[15:8]						01		
	1	1	↑	XX				EC	[7:0]				67h
Page	0	1	↑	XX	0	0	1	0	1	0	1	1	2Bh
Address Set	1	1	↑	XX				SP[15:8]				00



GC9D01N Da	tasneet												
	1	1	↑	XX				SP	[7:0]				00
	1	1	↑	XX				EP[15:8]				01h
	1	1	↑	XX				EP	[7:0]				67h
Memory	0	1	↑	XX	0	0	1	0	1	1	0	0	2Ch
Write	1	1	↑				D	[17:0]]				XX
	0	1	↑	XX	0	0	1	1	0	0	0	0	30h
	1	1	↑	XX				SR[15:8]				00
Partial Area	1	1	↑	XX				SR	[7:0]				00
	1	1	\uparrow	XX				ER[15:8]				01
	1	1	\uparrow	XX				ER	[7:0]				67
	0	1	\uparrow	XX	0	0	1	1	0	0	1	1	33h
Vertical	1	1	\uparrow	XX				TFA	[15:8]				00
Scrolling	1	1	↑	XX				TFA	[7:0]		<u>A</u>		00
Definition	1	1	↑	XX				VSA	[15:8]		1		01
	1	1	↑	XX				VSA	[7:0]				67
Tearing Effect Line OFF	0	1	↑	XX	0	0	1	1	0	1	0	0	34h
Tearing	0	1	↑	XX	0	0	1	1	0	1	0	1	35h
Effect Line ON	1	1	↑	XX	X	X	X	Х	Х	Х	Х	М	00
Memory	0	1	↑	XX	0	0	1	1	0	1	1	0	36h
Access Control	1	1	1	XX	MY	MX	MV	ML	BGR	МН	Х	Х	00
Vertical	0	1	\uparrow	XX	0	0	1	1	0	1	1	1	37h
Scrolling	1	1	1	XX				VSP	[15:8]				00
Start Address	1	1	1	XX				VSF	P[7:0]				00
Idle Mode OFF	0	1	↑	XX	0	0	1	1	1	0	0	0	38h
Idle Mode ON	0	1	↑	XX	0	0	1	1	1	0	0	1	39h
Pixel Format	0	1	\uparrow	XX	0	0	1	1	1	0	1	0	3Ah
Set	1	1	↑	XX	Х		DPI[2:0]		Х		DBI[2	2:0]	66
Write	0	1	↑	XX	0	0	1	1	1	1	0	0	3Ch
Memory Continue	1	1	1				D	[17:0]]				XX
	0	1	↑	XX	0	1	0	0	0	1	0	0	44h
Set Tear	1	1	↑	XX	Х	Х	Х	Х	Х	Х	Χ	STS[8]	00
Scanline	1	1	<u> </u>	XX		<u> </u>	<u>I</u>	STS	[7:0]			<u> </u>	00
	0	1	<u> </u>	XX	0	1	0	0	0	1	0	1	45h
Get Scanline	1	1	1	XX	X	Х	X	Х	X	Х	X	X	XX
	1	<u> </u>	1	XX	Х	Х	Х	Х	Х	Х	Χ	GTS	00



												[8]	
	1	1	1	XX				GTS	S[7:0]				00
Write Display	0	1	1	XX	0	1	0	1	0	0	0	1	51h
Brightness	1	1	1	XX				DB\	/[7:0]				00
Write CTRL	0	1	1	XX	0	1	0	1	0	0	1	1	53h
Display	1	1	1	XX	Х	Χ	BCTRL	Х	DD	BL	Х	Х	00
	0	1	1	XX	1	1	0	1	1	0	1	0	DAh
Read ID1	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	XX
	1	1	1	XX			LCD Mo	dule /	Driver	ID [7:0	0]		00
	0	1	1	XX	1	1	0	1	1	0	1	1	DBh
Read ID2	1	1	1	XX	Х	Х	Х	Х	Х	Х	X	X	XX
	1	1	1	XX			LCD Mo	dule /	Driver	ID [7:0	0]		9D
	0	1	1	XX	1	1	0	1	1	1	0	0	DCh
Read ID3	1	1	1	XX	Х	Х	Х	Х	X	X	X	Х	XX
	1	1	1	XX			LCD Mo	dule /	Driver	ID [7:0	0]		01



	Extended Command Set													
Comman d Function	D/C X	RD X	WR X	D17 -8	D7	D6	D5	D4	D3	D2	D1	D0	HE X	
RGB	0	1	1	XX	1	0	1	1	0	0	0	0	B0h	
Interface Signal Control	1	1	↑	XX	0	RCM	[1:0]	Х	VSPL	HSP L	DPL	EPL	01	
Disabisas	0	1	1	XX	1	0	1	1	0	1	0	1	B5h	
Blanking Porch	1	1	1	XX	0	0	0	0		VFP[3	3:0]		80	
Control	1	1	1	XX	0				VBP[6	:0]	,		02	
Control	1	1	1	XX	0	0	0		ŀ	HBP[4:0] 🔼		14	
Display	0	1	1	XX	1	0	1	1	0	1	1	0	B6	
Function	1	1	1	XX	Χ	Χ	Χ	Х	Х	X	X	X	00	
Control	1	1	1	XX	Χ	GS	SS	Х	Х	X	X	Х	00	
	0	1	1	XX	1	0	1	1	1	0	1	0	B4h	
TE	1	1	1	XX				te_w	idth[7:0]				00	
Control	1	1	1	XX	X	X	X	×	X	X	X	te_po	00	
Interface	0	1	1	XX	1	1	1	1	0	1	1	0	F6h	
Control	1	1	1	XX	epf[1	:0]	Mdt	[1:0]	DM	1:0]	RM	RIM	C0	

					Inte	r Com	nman	d Set					
Command Function	D/C X	RD X	WR X	D17 -8	D7	D6	D 5	D4	D3	D2	D1	D0	HEX
Power	0	1	1	XX	1	1	0	0	0	0	0	1	C1h
Criterion Control	1	1	1	xx	0	0	0	0	0	0	vcire	0	00
Vreg1a	0	1	1	XX	1	1	0	0	0	0	1	1	C3h
voltage Control	1	1	1	XX	0			vr	eg1_vb	p_d[6:0	0]		3C
Vreg1b	0	1	1	XX	1	1	0	0	0	1	0	0	C4h
voltage Control	1	1	1	XX	0			vr	eg1_vb	n_d[6:0	0]		3C
Vreg2a	0	1	1	XX	1	1	0	0	1	0	0	1	C9h
voltage Control	1	1	1	XX	0	0			VI	rh[5:0]			28
Inversion	0	1	1	XX	1	1	1	0	1	1	0	0	ECh
inversion	1	1	1	XX	Х	D	INV[2	2:0]	Х		Х		77
Dual-Singl	0	1	1	XX	1	0	1	1	1	1	1	1	BFh
e gate select	1	1	1	XX	0	0	0	0	0	0	0	Dual- gate	01



GC9D01N Dat	asneet												
SPI 2data	0	1	1	XX	1	1	1	0	1	0	0	1	B1h
control	1	1	1	XX	х	х	х	х	2dat a_en		2data_md	t	00
Inner register enable 1	0	1	↑	XX	1	1	1	1	1	1	1	0	FEh
Inner register enable 2	0	1	↑	XX	1	1	1	0	1	1	1	1	EFh
	0	1	1	XX	1	1	1	1	0	0	0	0	F0h
	1	1	↑	XX	dig2(_dig2 n[1:0	2j0_			dig2gan	n_vr1 ₋	_n[5:0]		80
SET_GAM MA1	1	1	1	XX	dig2g _dig2 n[1:0	2j1_			dig2gan	n_vr2_	_n[5:0]		03
	1	1	1	XX	0	0	0		dig2g	am_v	r4_n[4:0]	'	80
	1	1	1	XX	0	0	0		dig2g	am_v	r6_n[4:0]		06
	1 1 ↑ XX dig2gam_vr0_n[3:0] dig2gam_vr13_n[3:0]									05			
	1	1	1	XX	0			dig2	2gam_v	r20_n	[6:0]	r	2B
	0	1	1	XX	1	1	1	1	0	0	0	1	F1h
	1	1	1	XX	0			dig2	2gam_v	r43_n	[6:0]		41
SET_GAM	1	1	1	XX	dig2gam_vr27 _n[2:0] dig2gam_vr57_n[4:0]								97
MA2	1	1	1	XX	dig2@ _n[2	gam_\ :0]	/r36		dig2ga	am_vr	59_n[4:0]		98
	1	1	1	XX	0	0		C	dig2gam	_vr61	_n[5:0]		13
	1	1	1	XX	0	0		C	dig2gam	_vr62	n[5:0]		17
	1	1	1	XX	dig	2gam_	vr50	_n[3:0]	d	ig2gaı	m_vr63_n[3	:0]	CD
	0	1	1	XX	1	1	1	1	0	0	1	0	F2h
	1	1	↑	XX	dig2(_dig2 p[1:0	2j0_		,	dig2gan	n_vr1 __	_p[5:0]		40
SET_GAM MA3	1	1	↑	XX	dig2(_dig2 p[1:0	2j1_			dig2gan	n_vr2 __	_p[5:0]		03
	1	1	1	XX	0	0	0		dig2g	am_v	r4_p[4:0]		80
	1	1	1	XX	0	0	0		dig2g	am_v	r6_p[4:0]		0B
	1	1	1	XX	XX dig2gam_vr0_p[3:0] dig2gam_vr13_p[3:0]						0]	80	
	1	1	1	XX	0		ı	dig2	2gam_v	r20_p	[6:0]	ı	2E
SET_GAM	0	1	1	XX	1	1	1	1	0	0	1	1	F3h
MA4	1	1	1	XX	0			dig2	2gam_v		-		3F
	1	1	↑	XX	dig2	gam_\	/r27		dig2ga	am_vr	57_p[4:0]		98



					_p[2:	:0]				
1	1	1	↑	XX	dig2(_p[2:	gam_v :0]	/r36	diç	B4	
1	1	1	↑	XX	0	0		dig2	14	
1	1	1	↑	XX	0	0		dig2	gam_vr62_p[5:0]	18
1	1	1	↑	XX	dig2gam_vr5			0_p[3:0]	CD	






4.2. Description of Level 1 Command

4.2.1. Read display identification information (04h)

04h				Read	displa	y ider	ntificati	on in	formati	on 2						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	XX	0	0	0	0	0	1	0	0	04h			
1 st	1	↑	1	XX	Х	Χ	Х	Х	Х	Х	Х	X	Х			
Parameter	'															
2 nd	1	↑	1	XX		ID_1[7:0]										
Parameter	'															
3 rd	1	↑	1	XX				ID_	2[7:0]				9C			
Parameter	'															
4 th	1	↑	1	XX				ID_	3[7:0]				01			
Parameter	'															
	This re	This read byte returns 24 bits display identification information.														
	The 1s	The 1st parameter is dummy data.														
Description		The 2nd parameter (ID2_1 [7:0]): LCD module's manufacturer ID. The 3rd parameter (ID2_2 [7:0]): LCD module/driver version ID.														
	The 4th parameter (ID2_3 [7:0]): LCD module/driver ID.															
Restriction																
					St	atus				A۱	/ailabi	lity				
		N	Iormal N	Mode On	, Idle	Mode	Off, S	Sleep	Out		Yes					
Register		N	Iormal N	Mode On	, Idle	Mode	On, S	Sleep	Out		Yes					
Availability			artial N	lode On	, Idle I	Mode	Off, S	leep (Out		Yes					
		F	Partial M	lode On	, Idle I	Mode	On, S	leep (Out		Yes					
					Sleep) In					Yes					
					Status	3				Defa	ult Va	lue				
Defeable				Power	On Se	quen	ce			24'h	009C	01				
Default	SW Reset 24'h009C01 HW Reset 24'h009C01															
Flow Chart																









4.2.2. Read Display Status (09h)

09h					Rea	ad Dis	play S	Status					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	0	1	0	0	1	09h
1 st	4	↑	1	XX	Χ	Х	Χ	Х	Х	Χ	Χ	Χ	Χ
Parameter	ı												
2 nd	4	↑	1	XX	D[31:25]							Χ	00
Parameter	ı												
3 rd	4	↑	1	XX	0	Г	[22:20	0]		D[1	9:16]		61
Parameter	ı												
4 th	4	↑	1	XX	0	0	0	0	0		D[10:8	3]	00
Parameter	'												
5 th	1	1	1	XX		D[7:5]	0	0	0	0	0	00
Parameter	I												

This command indicates the current status of the display as described in the table below:

		Bit	Description	Value	Status
		D31	Booster voltage	0	Booster OFF
		וטם	status	1	Booster ON
				0	Top to Bottom (When MADCTL
		D30	Row address order	0	B7='0')
			Tiow addicas order	1	Bottom to Top (When MADCTL
				'	B7='1')
				0	Left to Right (When MADCTL
		D29	Column address)	B6='0').
		220	order	1	Right to Left (When MADCTL
Description	Description			•	B6='1').
			0	Normal Mode (When MADCTL	
		D28	Row/column		B5='0').
		520	exchange	1	Reverse Mode (When MADCTL
				•	B5='1').
				0	LCD Refresh Top to BoUom (When
		D27	Vertical refresh		MADCTL B4='0')
				1	LCD Refresh BoUom to Top (When
					MADCTL B4='1').
		D26	RGB/BGR order	0	RGB (When MADCTL B3='0')
				1	BGR (When MADCTL B3='1')
			Horizontal refresh	0	LCD Refresh Left to Right (When
		D25	order		MADCTL B2='0')
			0.00.	1	LCD Refresh Right to Left (When






-										
					MAC	CTL B2='1')				
		D24	Not used	0		-				
		D23	Not used	0		-				
		D22	Interface color	101	10	6-bit/pixel				
		D21 D20	pixel format definition	110	18	3-bit/pixel				
				0	Idle	Mode OFF				
		D19	Idle mode ON/OFF	1	Idle Mode ON					
			Partial mode	0	Partia	al Mode OFF				
		D18	ON/OFF	1		al Mode ON				
				0	Slee	ep IN Mode				
		D17	Sleep IN/OUT	1		OUT Mode				
		D40	Display normal	0	Display N	ormal Mode OFF	=\\			
		D16	mode ON/OFF	1	Display N	lormal Mode ON				
		D15	Vertical scrolling status	0	S	croll OFF				
		D14	Not used	0		-				
		Inversion status	0	No	ot defined					
		D12	All pixel ON	0	Not defined					
		D11	All pixel OFF	0	No	ot defined				
		D10	Display ON/OFF	0						
		טוט	Display ON/OIT	1	Display is ON					
		D9	Tearing effect line	0	Tearing Effect Line OFF					
		D3	ON/OFF	1	Teari	ng Effect ON				
			Tearing effect line	0	Mode 1,	V-Blanking only				
		D5	mode	1	-	oth H-Blanking a -Blanking	nd			
		D4	Not used	0		-				
	\	D3	Not used	0		-				
		D2	Not used	0		-				
		D1	Not used	0		-				
		D0	Not used	0		-				
Restriction										
			St	atus		Availability				
Doniet		No	ormal Mode On, Idle I	Yes						
Register		Р	artial Mode On, Idle N	Yes						
Availability		Р	artial Mode On, Idle N	, Sleep Out	Yes					
			Sleep	Yes						



4.2.3. Enter Sleep Mode (10h)

X	Enter Sleep Mode												
^	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
	1	1	XX	0	0	0	1	0	0	0	0	10h	
				1	No Pa	ramet	er						
s co	mman	d cause	es the LO	CD mo	odule	to ent	er the	e minir	num p	ower	consu	mption	
de.	In this	mode	e.g. the	DC/E	OC d	conver	ter is	stopp	ed, Ir	nterna	l oscill	ator is	
pped	d, and	panel s	canning	is stop	oped								
	Out		B	lank	\geq		STO)P					
MCU interface and memory are still working and the memory keeps its contents.												nts.	
X = Don't care													
									-			•	
		•	•	•			٠,				•		
5msec before sending next to command, this is to allow time for the supply voltages												•	
												•	
-	Jut co	mmana	(wnen i	n Sie	ep in	Mode) ber	ore Sie	eep in	comr	mana (can be	
IL.													
				C+	otuc				Λ,	(ailabi	ility		
		Jormal I	Mode On			Off S	loop	Out	A		ility		
			$\overline{}$										
				-		-							
							•						
		artial N	node On			011, 0	ССР	Out					
				Oicc	, ,,,					103			
				Status	3				Defa	ult Va	lue		
						ce							
L Default													
									-				
	Doi s co	S commande. In this pped, and Out CU interfaces Don't care de can only sec before de clock circle pout cont.	S command cause de. In this mode pped, and panel s Out CU interface and many to be left sec before sending the clock circuits to be pout command	S command causes the LC de. In this mode e.g. the pped, and panel scanning Out B CU interface and memory a Don't care Is command has no effect de can only be left by the Sec before sending next to de clock circuits to stabilize the Pout command (when int. Normal Mode On Partial Mode	s command causes the LCD mode. In this mode e.g. the DC/E pped, and panel scanning is stoped. Out Blank CU interface and memory are still Don't care s command has no effect when de can only be left by the Sleep sec before sending next to commed clock circuits to stabilize. It wis per Out command (when in Sleep Int. St. Normal Mode On, Idle In Partial Mode On, Idle In Partial Mode On, Idle In Sleep Int. Status Power On Second SW Res	No Partial Mode On, Idle Mode Partial Mode On, Idle Mode Sleep In Status No Partial Mode On, Idle Mode Sleep In Status Status Status Status	No Parameters command causes the LCD module to enter de. In this mode e.g. the DC/DC convert pped, and panel scanning is stopped Out Blank CU interface and memory are still working an end of the Don't care are scommand has no effect when module is decan only be left by the Sleep Out Command sec before sending next to command, this is declock circuits to stabilize. It will be necessary to the Don't care are pout command (when in Sleep In Mode ont. Status Normal Mode On, Idle Mode Off, Son Normal Mode On, Idle Mode On, Son Partial Mode On, Idle Mode On, Son Sleep In Status Power On Sequence SW Reset	No Parameter s command causes the LCD module to enter the de. In this mode e.g. the DC/DC converter is pped, and panel scanning is stopped Out Blank STC CU interface and memory are still working and the Don't care s command has no effect when module is alrea de can only be left by the Sleep Out Command (1 sec before sending next to command, this is to all de clock circuits to stabilize. It will be necessary sep Out command (when in Sleep In Mode) before the Normal Mode On, Idle Mode Off, Sleep Normal Mode On, Idle Mode Off, Sleep Partial Mode On, Idle Mode Off, Sleep Status Power On, Idle Mode On, Sleep Status Power On Sequence SW Reset	No Parameter s command causes the LCD module to enter the minir de. In this mode e.g. the DC/DC converter is stopp pped, and panel scanning is stopped Out Blank STOP CU interface and memory are still working and the memore command has no effect when module is already in de can only be left by the Sleep Out Command (11h). It sec before sending next to command, this is to allow time de clock circuits to stabilize. It will be necessary to wait dep Out command (when in Sleep In Mode) before Ste nt. Status Normal Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Sleep In Status Power On, Idle Mode On, Sleep Out Sleep In Status Power On Sequence SW Reset	No Parameter Is command causes the LCD module to enter the minimum parameter Is command causes the LCD module to enter the minimum parameter In this mode e.g. the DC/DC converter is stopped, Ir pped, and panel scanning is stopped Out Blank STOP CU interface and memory are still working and the memory keeps command has no effect when module is already in sleeps decan only be left by the Sleep Out Command (11h). It will be seen before sending next to command, this is to allow time for a diclock circuits to stabilize. It will be necessary to wait 120 report command (when in Sleep In Mode) before Sleep In the Normal Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Sleep In Sleep In Sleep In Sleep Status Defa Power On Sequence Sleep SW Reset Sleep	No Parameter s command causes the LCD module to enter the minimum power de. In this mode e.g. the DC/DC converter is stopped, Internal pped, and panel scanning is stopped Out Blank STOP CU interface and memory are still working and the memory keeps its Don't care s command has no effect when module is already in sleep in module can only be left by the Sleep Out Command (11h). It will be necessec before sending next to command, this is to allow time for the subscience of clock circuits to stabilize. It will be necessary to wait 120msectoep Out command (when in Sleep In Mode) before Sleep In commind. Status Available Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Yes Sleep In Yes Sleep In Yes Sleep In Sle	No Parameter s command causes the LCD module to enter the minimum power consulted. In this mode e.g. the DC/DC converter is stopped, Internal oscilled pped, and panel scanning is stopped Out Blank STOP CU interface and memory are still working and the memory keeps its contest command has no effect when module is already in sleep in mode. Steep Contest can only be left by the Sleep Out Command (11h). It will be necessary see before sending next to command, this is to allow time for the supply of diclock circuits to stabilize. It will be necessary to wait 120msec after steep Out command (when in Sleep In Mode) before Sleep In command ont. Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence Sleep IN Mode SW Reset Sleep IN Mode	










4.2.4. Sleep Out Mode (11h)

11h		Sleep Out Mode												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	0	1	0	0	0	1	11h	
Parameter					1	No Pa	ramet	er						
	This co	omman	d turns	off sleep	mode	€.								
Description	the DC	C/DC cc	nverter	is enabl	ed, In	ternal	oscilla	ator is	starte	ed, and	d pane	el scan	ining is	
Description	started	d.												
	X = Do	on't car	е											
		his command has no effect when module is already in sleep out mode. Sleep Out lode can only be left by the Sleep In Command (10h). It will be necessary to wait												
			•	•	•			•	•					
				g next c		-								
				ibilize. T									· · · · · ·	
Restriction				registers		_						•		
		sual effect on the display image if factory default and register values are same then this load is done and when the display module is already Sleep Out -mode.												
				ie and w is doing						-	-			
				omsec a	- 4	-				-				
		-		Out com			~		COIIIII	iaria (WITCH	III OIC	cp Out	
	,													
					St	atus				A	vailabi	ility		
		١	Normal I	Mode On	, Idle	Mode	Off, S	Sleep	Out		Yes			
Register		1	lormal I	Mode On	, Idle	Mode	On, S	Sleep	Out		Yes			
Availability			Partial N	lode On	Idle I	Mode	Off, S	leep (Out		Yes			
			Partial N	/lode On	Idle I	Mode	On, S	leep (Out		Yes			
					Sleep) In					Yes			
					Status	3					ult Va			
Default				Power			ce				IN M			
3744	SW Reset Sleep IN Mode HW Reset Sleep IN Mode													









4.2.5. Partial Mode ON (12h)

12h		Partial Mode ON											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	1	0	0	1	0	12h
Parameter						No Pa	aramet	er					
	This co	omman	d turns	on parti	al mod	de Th	e part	ial mo	ode wii	ndow	is des	cribed	by the
Description	Partial	Area c	comman	d (30H).	To le	ave F	Partial	mode	e, the I	Norma	al Disp	olay Mo	de On
Description	comma	and (13	H) shou	ıld be wr	itten.								
	X = Do	n't care	Э										
Restriction	This co	omman	d has n	o effect v	vhen I	⊃artia	l mode	e is ac	ctive.				
											4		
		Status Availability											
		Normal Mode On, Idle Mode Off, Sleep Out Yes											
Register		Norn	nal Mod	le On, Id	le Mod	de On	, Slee	p Out			Yes		
Availability		Part	ial Mod	e On, Idl	е Мос	le Off	, Sleep	Out			Yes		
		Part	ial Mod	e On, Idl	е Мос	le On	Sleep	Out			Yes		
				Sle	ep In						Yes		
									,				
				St	atus					De	fault V	'alue	
				Power Or	a Soci	ionco			N	Iormal	Displ	ay Mod	le
Default				ower Or	оеці	Jence	•				ON		
Delault		SW Reset Normal Display Mode											le
		HW Reset Normal Display Mode											
		ON ON											
Flow Chart	See Pa	artial Ar	rea (30h	1)									



4.2.6. Normal Display Mode ON (13h)

13h					Norma	al Disp	olay M	ode C	N				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	1	0	0	1	1	13h
Parameter						No Pa	aramet	er					
	This co	omman	d return	s the dis	play to	o norr	nal mo	ode.					
Description	Norma	ıl displa	y mode	on mea	ns Pa	rtial m	ode o	ff.					
Description	Exit fro	m NOF	RON by	the Part	ial mo	de Or	n comr	mand	(12h)				
	X = Do	n't care	Э										
Restriction	This co	omman	d has n	o effect v	vhen I	Vorma	al Disp	olay m	ode is	active	e. 🛕		
											4		
		Status Availability											
		Normal Mode On, Idle Mode Off, Sleep Out Yes											
Register		Norr	nal Mod	le On, Id	le Mod	de On	, Slee	p Out			Yes		
Availability		Part	ial Mod	e On, Idl	e Mod	le Off	, Sleep	Out			Yes		
		Part	ial Mod	e On, Idl	е Мос	le On	, Sleep	Out			Yes		
				Sle	ep In						Yes		
				St	atus					De	fault V	'alue	
			-	Power Or	n Segu	ience			N	Iormal	Displ	ay Mod	le
Default		Power On Sequence ON											
Boladit		SW Reset Normal Display Mode										le	
		HW Reset Normal Display Mode											
		ON											
Flow Chart	See Pa	artial Aı	rea (30h	1)									



4.2.7. Display Inversion OFF (20h)

20h					Disp	lay In	versio	n OFF	=				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	0	0	0	0	20h
Parameter						No Pa	ıramet	er					
Description	This co	omman	d make d doesr	ed to reco	nge of	f the c	conten	t of fra	ame m				~
Doddinpaon	X = Do	on't care	e										
Restriction	This co	omman	d has n	o effect v	when r	nodu	e alre	ady is	invers	sion O	FF mo	ode.	
Register Availability		Norr Part	nal Mod ial Mod	de On, Id de On, Idl e On, Idl e On, Idl	le Mod e Mod	de Off de On le Off	, Slee , Sleep	p Out o Out		A	vailab Yes Yes Yes Yes Yes		
Default			F	Power Or SW	atus n Sequ Rese	t	,		D	isplay isplay	Inver	alue sion Ol sion Ol sion Ol	FF
Flow Chart				Display Invers	FF(20h)			Par D Ac	nameter sisplay tion ode				



4.2.8. Display Inversion ON (21h)

21h					Disp	olay Ir	nversio	n ON					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	0	0	0	1	21h
Parameter						No Pa	aramet	er					
	This co	omman	d is use	ed to ente	er into	displa	ay inve	ersion	mode				
	This c	ommar	nd mak	es no cl	nange	of th	ne cor	ntent	of fran	ne me	emory	. Every	bit is
				ne memo	-								
				n't chang	•								
		•	y invers	sion mod	e, the	Displa	ay inve	ersion	OFF o	comma	and (2	(0h) sho	ould be
D d. R	written	l		memory					Display I	Panal			
Description			П						Бізріаў і	anci			
) }					
							7						
	X = Do	on't care	e						>				
Restriction	This co	omman	d has n	o effect v	when i	modul	le alre	ady is	invers	sion O	N mod	de.	
					Status	•				A	vailab		
				le On, Id							Yes		
Register				le On, Id							Yes		
Availability				e On, Idl							Yes		
		Part	iai Mod	e On, Idl		de On	, Sleep	o Out			Yes		
				Sie	ep In						Yes		
				St	atus					De	fault V	/alue	
			F	Power O		uence			D			sion Of	F F
Default					Rese							sion Of	-
				HW	Rese	t			D	isplay	Inver	sion Of	F
			(Display Inversion	Off Mode)			Command]			
			`						Parameter	7			
Flow Chart				₩ INVOFF(21h)				Display)			
			'	<u> </u>					Action	>			
			(Display Inversion	On Mode)			Mode				
								Seq	uential transfer	á			



4.2.9. Display OFF (28h)

28h						Displ	ay OF	F					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	0	0	0	28h
Parameter						No Pa	ramet	er			•		
	This co	omman	d is use	ed to ent	ter inte	o DIS	PLAY	OFF	mode.	In thi	s mod	de, the	output
	from F	rame M	1emory	is disabl	ed and	d blan	k page	e inse	rted.				
	This co	omman	d make	s no cha	nge of	f cont	ents of	f fram	e mem	nory.			
	This co	omman	d does	not chan	ge an	y othe	er statu	ıs.					
	There	will be	no abno	ormal vis	ible ef	fect o	n the o	displa					
Description	X = Do	on't care	÷	memory				,	Display I	Janel			
Restriction				o effect v	when i	modu	e is al	ready	in disi	olav o	ff mod	le	
1100111011011	11110 00	Jiiiiiaii	4 1140 11	0 011001		, ioda	0 10 41	loday	111 010	olay o	11 11100		
					Status	S				A	vailab	ilitv	
		Norr	nal Mod	le On, Id			, Slee	p Out			Yes		
Register		-		le On, Id	$\overline{}$				_		Yes		
Availability		Part	ial Mod	e On, Idl	e Mod	de Off	, Sleep	Out			Yes		
		Part	ial Mod	e On, Idl	e Mod	de On	, Sleep	Out			Yes		
				Sle	ep In						Yes		
													<u></u>
				St	atus					De	fault V	'alue	
Default			F	Power O	n Seqi	uence)			Dis	splay	OFF	
Borduit				SW	Rese	t				Dis	splay (OFF	
				HW	Rese	t				Dis	splay	OFF	
Flow Chart			ı	Display On DISPOFF Display Off	F(28h))			formand Parameter Display Action Mode))			



4.2.10. Display ON (29h)

29h						Disp	lay ON	١					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	0	0	1	29h
Parameter						No Pa	aramet	er					
Description	Memor	ry is en omman	abled. d make	s no cha	nge o	f cont	ents o	f fram		nory.	tput fro	om the	Frame
Description	X = Do	on't care	e					>					
Restriction	This co	omman	d has n	o effect v	when i	modu	e is al	ready	in dis	play o	n mod	le.	
					Statu	s				A	vailab	ility	
		Norr	nal Mod	le On, Id	le Mod	de Off	, Slee	p Out			Yes		
Register		Norr	nal Mod	le On, Id	le Mo	de On	, Slee	p Out			Yes		
Availability		Part	ial Mod	e On, Idl	e Mod	le Off	, Sleep	Out			Yes		
		Part	ial Mod	e On, Idl	e Mod	de On	, Sleep	Out			Yes		
				Sle	ep In						Yes		
					tatus						fault V		
Default			F	Power O)				splay		
					Rese						splay		
				HW	Rese	t				Dis	splay	OFF	
Flow Chart				Display Off M DISPON(2:	9h)			So	Command Parameter Display Action Mode				




4.2.11. Column Address Set (2Ah)

2Ah						Colum	n Addres	ss Set					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	0	1	0	2Ah
1 st	4	1	1	XX	SC15	SC14	SC13	SC12	SC11	SC10	SC9	SC8	
Parameter	ı												Note1
2 nd	4	1	1	XX	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	Note
Parameter	I												
3 rd	4	1	1	XX	EC15	EC14	EC13	EC12	EC11	EC10	EC9	EC8	
Parameter	I												Note1
4 th	4	1	1	XX	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0	Note
Parameter													
	This c	omman	d ie ue	ad to def	ine area	of fran	na mam	ory who	ro MCI4	can ac	case T	his co	mmand

This command is used to define area of frame memory where MCU can access. This command makes no change on the other driver status. The values of SC [15:0] and EC [15:0] are referred when RAMWR command comes. Each value represents one column line in the Frame Memory..

Description



X = Don't care

SC [15:0] always must be equal to or less than EC [15:0].


Restriction Note 1: When SC [15:0] or EC [15:0] is greater than 009Fh (When MADCTL's B5 = 0) or 009Fh (When MADCTL's B5 = 1), data of out of range will be ignored

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default	Status		Default Value
Delault	Power On	CC [1E:0] 0000h	EC [15:0] 000Eh
	Sequence	SC [15:0]=0000h	EC [15:0]=009Fh








4.2.12. Row Address Set (2Bh)

2Bh						Row	Address	Set									
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX				
Command	0	1	1	XX	0	0	1	0	1	0	1	1	2Bh				
1 st	4	1	1	XX	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8					
Parameter	'												Noted				
2 nd	4	1	1	XX	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	Note1				
Parameter	'																
3 rd	4	1	1	XX	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8					
Parameter	'												News				
4 th	4	1	1	XX	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0	Note1				
Parameter	'																
	This c	omman	d is use	ed to def	ine area	of fram	e memo	ory whe	re MÇU	can acc	cess. T	his co	mmand				
	makes	nakes no change on the															
	other (drivar e	tatue T	میرادید مط	c of SD	[15:0] a	per driver status. The values of SP [15:0] and EP [15:0] are referred when RAMWR command										

other driver status. The values of SP [15:0] and EP [15:0] are referred when RAMWR command comes. Each value

represents one Page line in the Frame Memory.

Description



X = Don't care

SP [15:0] always must be equal to or less than EP [15:0]

Restriction Note 1: When SP [15:0] or EP [15:0] is greater than 0009Fh (When MADCTL's B5 = 0) or 009Fh (When MADCTL's B5 = 1), data of out of range will be ignored.

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default




GC9D01N I	Datas	sheet			
		Status		Default Value	
		Power On Sequence	SP [15:0]=0000h	EP [15:0]=00EFh	
		SW Reset	SP [15:0]=0000h	If MADCTL's B5 = 0: EP [15:0]=009Fh If MADCTL's B5 = 1: EP [15:0]=0009Fh	
		HW Reset	SP [15:0]=0000h	EP [15:0]=0009Fh	
Flow Chart		Ist Parameter: SC[15:: 2nd Parameter: SC[7:: 3rd Parameter: EC[15: 4th Parmeter EC[7::0] PASET(2Bh) 1st Parameter: SP[15: 2nd Parameter: SP[7:: 3rd Parameter: EP[15: 4th Parameter: EP[7::0] RAMWR(2Ch) Image Data D1[17:0],D2[17:0]Dn[1	8] 8] 8] 0] 8] 0]	If Needed Command Parameter Display Action Mode Sequential transfer	



4.2.13. Memory Write (2Ch)

2Ch		Memory Write D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	XX	0	0	1	0	1	1	0	0	2Ch	
1 st	1	1	1				D1	[17:0]					XX	
Parameter	'												<i>/</i> //	
:	1	1	1					[17:0]					XX	
N th Parameter	1	1	↑				Dn	[17:0]					XX	
	This c	omman	d is use	ed to tra	nsfer o	data fro	om MC	CU to f	rame	memo	ry. Th	is con	nmand	
	makes	no cha	ange to	the other	driver									
	status.	When	this con	nmand is	accep	oted, th	ne colu	ımn reç	gister a	and the	e page	regis	ter are	
Description				umn/Star							В.			
200011741011				Start Colu			• .							
				en D [1]	_								_	
			•	increme	nted. S	Sendin	g any	other c	omma	ind car	n stop	frame	Write.	
Restriction	,, ,,		o't care. Ior modes, there is no restriction on length of parameters.											
Restriction	in all c	OIOI IIIC	odes, tri	ere is no	restric	tion or	riengi	погра	ramet	ers.				
					Status					Avai	lability			
		Norr	nal Mod	le On, Id			Sleep	Out			'es			
Register				le On, Id	$\overline{}$					Y	'es			
Availability		Part	ial Mod	e On, Idl	e Mod	e Off, S	Sleep (Out		Υ	'es			
		Part	ial Mod	e On, Idl	e Mod	e On, S	Sleep	Out		Y	'es			
				Sle	ep In					Υ	'es			
													,	
		Status Default Value												
Default		Pow	er On S	equence	•	Co	ntents	of mer	nory is	s set ra	ındom	ly		
Delault		SW Reset Contents of memory is not cleared												
			HW Re	eset		Co	ntents	of me	mory i	s not	eleare	t		










4.2.14. Partial Area (30h)

30h						Pai	rtial Area	a					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	0	0	0	0	30h
1 st Parameter	1	1	1	XX	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	00
2 nd Parameter	1	1	1	XX	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	00
3 rd Parameter	1	1	1	XX	ER15	ER14	ER13	ER12	ER11	ER10	ER9	ER8	01
4 th Parameter	1	1	1	XX	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	67


This command defines the partial mode's display area. There are 2 parameters associated with this command, the first defines the Start Row (SR) and the second the End Row (ER), as illustrated in the figures below. SR and ER refer to the Frame Memory Line Pointer.

If End Row>Start Row when MADCTL B4=0:-




Description

If End Row>Start Row when MADCTL B4=1:-




If End Row<Start Row when MADCTL B4=0:-











4.2.15. Vertical Scrolling Definition (33h)

33h					Vertica	al Scro	lling [Definiti	on				
	D/ CX	RDX	WR X	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	0	0	1	1	33h
1 st Parameter	1	1	1	XX	TFA [15:8]								
2 nd Parameter	1	1	1	XX	TFA [7:0]								
3 rd Parameter	1	1	1	XX	VSA [15:8]								
4 th Parameter	1	1	1	XX	VSA [7:0]								

This command defines the Vertical Scrolling Area of the display.

When MADCTL B4=0


The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).

The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame

Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears

immediately after the bottom most line of the Top Fixed Area.






When MADCTL B4=1

The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).


The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame

Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears


immediately after the top most line of the Top Fixed Area.













4.2.16. Tearing Effect Line OFF (34h)


34h					Teari	ng Eff	ect Lin	e OFF							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	1	1	0	1	0	0	34h		
Parameter						No Pa	ramete	er							
Description	the TE	omman signal on't care	line.	d to turn	OFF (Active	Low) t	the Te	aring E	Effect o	utput	signal	from		
Restriction	This co	omman	d has n	o effect v	vhen T	earing	Effect	t outpu	t is alr	eady C	OFF.				
Register				e On, Idl		le Off,	•			Y	lability 'es				
Availability			Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Yes Yes												
		Part	Partial Mode On, Idle Mode On, Sleep Out Yes												
Default			Statuer On S SW Re HW Re	equence eset eset					ult Val	ue					
Flow Chart		(1	TEOFF	F(34h)				Acti	play						



4.2.17. Tearing Effect Line ON (35h)

Digital Command Digital Co	35h	Tearing Effect Line ON D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX														
Parameter 1 1 1 1 XX 0 0 0 0 0 0 0 0 0 M 00 This command is used to turn ON the Tearing Effect output signal from the TE signal line. This output is not affected by changing MADCTL bit B4. The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line. When M=0: The Tearing Effect Output line consists of V-Blanking information only: Vertical Time Scale When M=1: The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information: Vertical Time Scale Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low. X = Don't care. Restriction Register Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence OFF SW Reset OFF		D/CX	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX 0 1 ↑ XX 0 0 1 1 0 1 0 1 35h 1 1 ↑ XX 0 0 0 0 0 0 M 00													
This command is used to turn ON the Tearing Effect output signal from the TE signal line. This output is not affected by changing MADCTL bit B4. The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line. When M=0: The Tearing Effect Output line consists of V-Blanking information only: Vertical Time Scale When M=1: The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information: Vertical Time Scale Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low. X = Don't care. Restriction Register Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence OFF SW Reset OFF	Command	0	1	1	XX	0	0	1	1	0	1	0	1	35h		
Iline. This output is not affected by changing MADCTL bit B4. The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line. When M=0: The Tearing Effect Output line consists of V-Blanking information only: Vertical Time Scale When M=1: The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information: Vertical Time Scale Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low. X = Don't care. Restriction This command has no effect when Tearing Effect output is already ON Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Sleep In Yes Status Default Value Power On Sequence OFF SW Reset OFF	Parameter	1	1	1	XX	0	0	0	0	0	0	0	М	00		
Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence OFF SW Reset OFF	Description	This colline. The changing described when The Televisian The Telev	ommanhis outping MAlpes the M=0: earing E ertical T M=1: earing E ation: crtical T During E	Effect Of Scarsing Scars Sleep In J.	d to turn t affected it B4. The fithe Tea utput line utput Lin ale Mode w	ON the deby the Tearing Experience consideration of the Consideration of	e Tear ing Effect C sts of '	ect Lin Output V-Blan both V	fect ou le On h Line. king in tvdl /-Blank tvdl	format	gnal from the parameter of the parameter	ly:	which	ignal		
Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence OFF SW Reset OFF																
Register Availability Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Power On Sequence SW Reset OFF										Α		ility				
Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Status Power On Sequence SW Reset OFF OFF																
Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence OFF SW Reset OFF								-								
Sleep In Yes Status Default Value Power On Sequence OFF SW Reset OFF	Availability				-											
Default Status Default Value Power On Sequence SW Reset OFF			Partia	ai iviodė	-		On, S	ieep O	ul							
Default Power On Sequence OFF SW Reset OFF		<u> </u>			2166	h iu					res					
Default Power On Sequence OFF SW Reset OFF																
Default Power On Sequence OFF SW Reset OFF				Statue	2			Г	Default	Value						
Default SW Reset OFF																
	Default															
7117 110001																
				1100116	JO1				OI.	•						









4.2.18. Memory Access Control(36h)

36h					Tearir	ng Effe	ct Line	e ON					
	D/CV	RD	WR	D17-	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	D/CX	Х	Χ	8									
Command	0	1	1	XX	0	0	1	1	0	1	1	0	36h
Daramatar	1	1	1	XX	MY	MX	MV	ML	BG	МН	0	0	00
Parameter	ı	1 '											


This command defines read/write scanning direction of frame memory.

This command makes no change on the other driver status.


Bit	Name	Description
MY	Row Address Order	
MX	Column Address Order	These 3 bits control MCU to memory write/read direction.
MV	Row / Column Exchange	
ML	Vertical Refresh Order	LCD vertical refresh direction control.
BGR	RGB-BGR Order	Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)
МН	Horizontal Refresh ORDER	LCD horizontal refreshing direction control.

Note: When BGR bit is changed, the new setting is active immediately without update the content in Frame Memory again.

Descriptio n









Default	Status Power On Sequence SW Reset HW Reset	Default Value 8'h00h No change 8'h00h	
Flow Chart	MADCTR(36h) 1st Parameter: MY, MX, MV, ML,	Command Parameter Display Action Mode Sequential transfer	



4.2.19. Vertical Scrolling Start Address (37h)

37h			VS	CRSAD	D (Vei	tical S	Scrolli	ng Sta	rt Ado	lress)			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	0	1	1	1	37h
1 st Parameter	1	1	1	XX	VSP [15:8]								
2 nd Parameter	1	1	1	XX	VSP [7:0]							00	

This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area


and the scrolling mode. The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:-

When MADCTL B4=0

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 160 and VSP='3'.






When MADCTL B4=1

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 160 and VSP='3'.





	Sta	itus	Availability
	Normal Mode On, Idle M	Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle M	Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle M	lode Off, Sleep Out	No
	Partial Mode On, Idle M	lode On, Sleep Out	No
	Sleep	In	Yes
	Statue	Defa	ault Value
	Status	VS	P [15:0]
Default	Power On Sequence	16'	h0000h
	SW Reset	16'	h0000h
	HW Reset	16'	h0000h
Flow Chart	See Vertical Scrolling Definition (33h) description.	



4.2.20. Idle Mode OFF (38h)

38h					ı	dle Mo	de OF	F							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	↑	XX	0	0	1	1	1	0	0	0	38h		
Parameter						No Pa	ramete	er							
				d to reco											
Description				CD can	displa	y maxi	mum 2	262,14	4 color	S.					
D	X = Do			"						,, ,					
Restriction	This co	omman	d has no	o effect v	vhen n	nodule	is aire	ady in	idle of	f mod	9.				
					Status					Avoi	lobility				
		Norr	nal Mod	le On, Idl			Sloon	Out			lability 'es				
Register							-				es es	\rightarrow			
Availability			Partial Mode On, Idle Mode Off, Sleep Out Yes												
,			Partial Mode On, Idle Mode On, Sleep Out Yes												
			Sleep In Yes												
			Oldop III 103												
			Statu	IS				Defa	ult Val	ue					
Default		Pow	er On S	equence				ldle n	node C)FF					
Boldan			SW Re	eset	D			ldle n	node C)FF					
			HW Re	eset				ldle n	node C)FF					
				_					Command						
				Idle mod	de on										
				\downarrow		_	4	<u>/</u>	Parameter	:					
				IDMOFF	(38h)				Display						
Flow Chart				•						=					
		Idle mode off Action													
							(Mode						
		Sequential transfer													
											:				



4.2.21. Idle Mode ON (39h)

39h						Idle M	ode O	N							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	1	1	1	0	0	1	39h		
Parameter						No Pa	ramete	er		•	•				
	This co	omman	d is use	d to en	ter into	Idle m	ode on	١.							
	In the	idle on	mode, c	color ex	pressio	n is red	duced.	The p	rimary	and th	ne sec	ondar	y		
	colors	using N	MSB of e	each R,	G and	B in th	e Fran	ne Mei	mory, 8	3 color	depth	data	is		
	display	/ed.													
			Man						_						
			Mem	iory					F	anel Di	splay				
	-														
							\]		
	-														
	-														
	-														
Description															
						Memo	rv Cor	ntents	vs. Dis	plav C	olor				
					R5 R4	4 R3 R		5 G4 (B4 B3	B B2			
						1 R0		G1 (B1 B0				
			Black		0X)	XXXX		0XXX	XX	0	XXXX	X			
			Blue		0X)	XXXX		0XXX	XX	1	XXXX	X			
			Red		1X	XXXX		0XXX	XX	0	XXXX	X			
			Magenta	ì	1X	XXXX		0XXX	XX	1	XXXX	X			
			Green		0X)	XXXX		1XXX	XX	0	XXXX	X			
		Cyan 0XXXXX 1XXXXX 1XXXXX													
		Yellow 1XXXXX 1XXXXX 0XXXXX													
			White		1X)	XXXX		1XXX	XX	1	XXXX	X			
	X = Don't care.														
Restriction	This co	omman	d has n	o effect	when r	nodule	is alre	eady in	idle o	ff mod	е.				



		Status	Availability			
Register Availability		Normal Mode On, Idle Mode Off, Sleep Out	Yes			
		Normal Mode On, Idle Mode On, Sleep Out	Yes			
		Partial Mode On, Idle Mode Off, Sleep Out	Yes			
		Partial Mode On, Idle Mode On, Sleep Out	Yes			
		Sleep In	Yes			





Default	Status Power On Sequence SW Reset HW Reset	Default Value Idle mode OFF Idle mode OFF Idle mode OFF
Flow Chart	Idle mode of IDMON(39	Parameter Display



4.2.22. COLMOD: Pixel Format Set (3Ah)

3Ah	Pixel Format Set																	
	D/C	Χ	RD	X	WRX	D17-8	D7	D6	D5	I	D4	D3	B D2	D1	D0	HEX		
Command	0		1		↑	XX	0	0	1		1	1	0	1	0	3Ah		
Parameter	1		1		↑	XX		DPI [2:0]			0		DBI [2:0]					
	This	his command sets the pixel format for the RGB image data used by the interface.											e. DPI					
	[2:0] is the pixel format select of RGB interface and DBI [2:0] is the pixel format of linterface. If a particular interface, either RGB interface or MCU interface, is not us then the corresponding bits in the parameter are ignored. The pixel format is show											rmat o	f MCU					
												is sho	own in					
	the	the table below. DPI RGB Interface MCU Interface																
			2:0]		RG	Format	ice		DBI [2:0]				MCU Interface					
		0	0	0	F	Reserved	1	0 0				0						
Description	<u> </u>	0	0	1		Reserved			-	0	0	1_	Reserved					
Besonption	-	0	1	0		Reserved		1		0	1	0	$\overline{}$	ed e				
		0	1	1	F	Reserved		1	0	1	1	12 bits / pixel						
		1	0	0	F	Reserved					0	Reserved						
		1 0 1 16 bits / pixel				cel	1 0					16	16 bits / pixel					
		1 1 0 18 bits					pits / pixel 1						18	18 bits / pixel				
		1	1	1		Reserved		T ,		1	1	1	Reserved					
		If using RGB Interface must selection serial interface.																
D		X = Don't care.																
Restriction	Inis	This command has no effect when module is already in idle off mode.																
					4		Status						Λναί	lability	,			
	\	7	N	lorn	nal Mod	e On, Id			Sleer) Oı	ıt			es				
Register		}				e On, Id								′es				
Availability		-				e On, Idl								'es				
		ŀ	F	art	ial Mod	e On, Idl	e Mod	e On,	Sleep	Ου	ıt	Yes						
		Ī				Sle	ep In		Yes									
		_																
		Status									Defa	ault Value						
								DPI [2:0]					DBI [2:0]					
Default			P	ow		equence)	3'b110					3'b110					
					SW Re			No Change					No Change					
					HW Re	3	3'b110)			3'b110							



Flow Chart COLMOD (3Ah) Parameter DPI[2:0] RGB pixel format DBI[2:0] MCU pixel format Action Any Command Mode Sequential transfer





4.2.23. Write Memory Contine (3Ch)

3Ch	write_memory_continue												
	D	RD	WR	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	/	Х	Χ										
	С												
	Χ												
Command	0	1	1	D1[178]	0	0	1	1	1	1	0	0	3Ch
1 st Parameter	1	1	1	Dx[178]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]	0003F
X th Parameter	1	1	1	D1[178]	Dx[7]	Dx[6]	Dx[5]	Dx[4]	Dx[3]	Dx[2]	Dx[1]	Dx[0]	0003F F
N th Parameter	1	1	1	Dn[178]	Dn[7]	Dn[6]	Dn[5]	Dn[4]	Dn[3]	Dn[2]	Dn[1]	Dn[0]	0003F F

This command transfers image data from the host processor to the display module's frame memory continuing from the

pixel location following the previous write_memory_continue or write_memory_start command.

If set_address_mode B5 = 0:

Data is written continuing from the pixel location after the write range of the previous write_memory_start or

write_memory_continue. The column register is then incremented and pixels are written to the frame memory until the

column register equals the End Column (EC) value. The column register is then reset to SC and the page register is

incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value and the

Descriptio

column register equals the EC value, or the host processor sends another command. If the number of pixels exceeds (EC - SC + 1) * (EP - SP + 1) the extra pixels are ignored.

If set address mode B5 = 1:

Data is written continuing from the pixel location after the write range of the previous write_memory_start or

write_memory_continue. The page register is then incremented and pixels are written to the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame memory until the column register equals the End column (EC) value and the page register equals the EP value, or the host processor sends another command. If the number of pixels exceeds (EC - SC + 1) * (EP -SP + 1) the extra pixels are ignored. Sending any other command can stop frame Write.

Frame Memory Access and Interface setting (B3h), WEMODE=0

When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored.



	Frame Memory Access and Interface setting (B3h), WEMODE=1
	When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and
	page number will be reset, and the
	exceeding data will be written into the following column and page.
	A write_memory_start should follow a set_column_address, set_page_address or
Restriction	set_address_mode to define the write
Restriction	address. Otherwise, data written with write_memory_continue is written to undefined
	addresses.






	Sta	atus	Availability
	Normal Mode On, Idle I		Yes
Register	Normal Mode On, Idle I		Yes
Availability	Partial Mode On, Idle N	•	Yes
	Partial Mode On, Idle N	· ·	Yes
	Sleep	•	Yes
	<u> </u>	L	
	Status	Defau	ult Value
5 ();	Power On Sequence	Rando	om value
Default	SW Reset	No o	change
	HW Reset	No o	change
Flow Chart	Image da	and	Parameter Display Action Mode mential transfer



4.2.24. Set_Tear_Scanline (44h)

44h					S	et_Tea	ır_Scaı	nline						
	D/CX	RD	WR	D17-	D7	D6	D5	D4	D3	D2	D1	D0	HE	
	D/GX	Χ	Χ	8									Χ	
Command	0	1	1	XX	0	1	0	0	0	1	0	0	44h	
1 st												ST		
Parameter	1	1	1	XX	0	0	0	0	0	0	0	S	00	
						0.7	0.7		0.7	0.7		[8]		
2 nd		4		VV	ST	ST	ST	ST	ST	ST	ST	ST	00	
Parameter	1	1	1	XX	S [7]	S [6]	S [5]	S [4]	S [3]	S [2]	S [1]	S [0]	00	
	This co	mman	d turne	on the d									ne	
		his command turns on the display Tearing Effect output signal on the TE signal line the display reaches line equal the value of STS[8:0]												
	WIIOII	nen the display reaches line equal the value of STS[8:0]												
	Vertic	ertical Time Scale												
Descriptio	Note:th	ote:that set_tear_scanline with STS is equivalent to set_tear_on with 8+GateN(N=1、												
n		3260)												
11	_	g:when the STS[8:0]=8,the TE will output at the position of Gate1.												
			-)]=9,the				•						
	whe	en the S	STS[8:0)]=10,the	TE wi	II outpu	ut at the	e posit	ion of (Gate3.				
		orina E	-ffoot O	utout line	o oboli	bo oot	vo lov	uhan	tha dia	nlov m	odulo	io in Cl	loon	
	mode.	anny L	illect O	utput lin	Silali	De act	ve low	wileii	lile uis	piay II	lodule	15 111 31	ieeb	
Restriction	111000.	Ţ,												
. 1001														
	Ī				Status	3				Availa	ability		1	
		Norn	nal Mod	de On, Id	lle Mod	le Off,	Sleep	Out		Ye				
Register		Norn	nal Mod	de On, Id	le Moc	le On,	Sleep	Out		Ye	es			
Availability	-	Part	ial Mod	e On, Id	le Mod	e Off, S	Sleep (Out		Ye	es			
	-	Part	ial Mod	e On, Id	le Mod	e On, S	Sleep (Out		Ye	es			
				Sle	eep In					Ye	es			
	Status Default Value													
Default		Power On Sequence STS [8:0]=0000h												
20.00.0			SW Re						:0]=00					
			HW R	eset				STS [8	:0]=00	00h			╛	









4.2.25. **Get_Scanline (45h)**

45h						Get_	Scanlir	ne					
	D/CX	RD	WR	D17-	D7	D6	D5	D4	D3	D2	D1	D0	HE
	D/CX	Χ	Х	8									Х
Command	0	1	1	XX	0	1	0	0	0	1	0	1	45h
1 st												GT	
Parameter	1	1	1	XX	0	0	0	0	0	0	0	S	00
					0.7	0.7	0.7	O.T.	0.7	0.7	0.7	[8]	
2 nd	4		4	VV	GT S	GT	GT S	GT S	GT	GT S	GT	GTS	00
Parameter	1	↑	1	XX	[7]	S [6]	S [5]	[4]	[3]	[2]	S [1]	[0]	00
Descriptio	This co	mman	d return	s the se					[J]	[2]	111		
n				, the val	•		_	_	ine is un	define	d.		
Restriction	None			,			, 						
	-				Stat				A	vailabi	lity		
	-			On, Idle			_	$\overline{}$		Yes			
Register	-			On, Idle	_		_			Yes			
Availability	-			On, Idle		_				Yes Yes			
	-	ı aılı	ai ivioue		ep In	On, o	iceh O	uı		Yes			
				0.0	36					100			
			Statu	IS			С	efaul	lt Value				
Default		Powe	r On S	equence			GT	S [9:0	0]=0000	h			
Delault			SW Re	set			GT	S [9:0	0]=0000	h			
			HW Re	set			GT	S [9:0	0]=0000	h			
Flow Chart		Ser	Dum	ecanline ait 3us my Read rameter C	> 5TS[8]	7			Command Parameter Display Action Mode				
	_	Send	l 2nd par	rameter G	TS[7:0]			S	Sequential transf	er			



4.2.26. Write Display Brightness (51h)

51h					W	rite Dis	play Bri	ghtness	3				
	D/C X	RDX	WR X	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	1	0	1	0	0	0	1	51h
1 st Parameter	1	1	↑	XX	DBV[7]	DBV[6	DBV[5]	DBV[4	DBV[3	DBV[6]	DBV[5]	DBV[4]	00
Description	It shou the dis In prin- highes	ıld be ch play. Th	necked nis relat ationsh	d to adju what is t ionship i ip is that	he relations defined	onship I	between e display	this wr	ritten va e specit	ication.			
Restriction	None									4			
Register Availability		Norm Parti	nal Mod al Mod	le On, Idl le On, Idl e On, Idl e On, Idl	e Mode e Mode	On, Sle	eep Out		Y Y Y	lability 'es 'es 'es 'es 'es			
Default		Powe	Statuer On S SW Re	equence eset			DBV DBV	fault Va [7:0]= [7:0]= [7:0]=	8'h00 8'h00				
Flow Chart			Net	WRDI DBV w Display Bi Loa	[7:0]	lue			Se	Command Parameter Display Action Mode) sisfer		




4.2.27. Write CTRL Display (53h)

53h					W	rite C	ΓRL Displa	ay						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	1	0	1	0	0	1	1	53h	
1 st Parameter	1	1	1	XX	0	0	BCTRL	0	DD	BL	0	0	00	
	This co	omman	d is use	d to retu	rn brig	ghtnes	s setting.							
	BCTR	L : Brigh	ntness C	Control B	lock C	n/Off,								
	'0' = O	0' = Off (Brightness registers are 00h) 1' = On (Brightness registers are active, according to the DBV[7, 0] parameters.)												
	'1' = O	I' = On (Brightness registers are active, according to the DBV[70] parameters.)												
Description		D: Display Dimming												
Description		' = Display Dimming is off												
		' = Display Dimming is on												
		BL: Backlight On/Off												
		•	pletely	turn off b	acklig	ght circ	cuit. Contr	ol line	s mus	t be lo	w.)			
	'1' = O													
				_		param	eter value	on th	e data	lines	if the	MCU	wants	
Restriction				e parame										
	,			cycle) on										
	Only 2	nd para	ameter i	s sent or	1 DSI	(The 1	st parame	eter is	not se	ent).				
			400		Statu		<u> </u>			Availa				
							, Sleep Ou			Ye				
Register	Normal Mode On, Idle Mode On, Sleep Out Yes													
Availability				-		-	Sleep Ou			Ye				
		Part	ial Mod			de On,	Sleep Ou	ıt		Ye				
	Sleep In Yes													

Default

Status		Default Value	
Status	BCTRL	DD	BL
Power On Sequence	1'b0	1'b0	1'b0
SW Reset	1'b0	1'b0	1'b0
HW Reset	1'b0	1'b0	1'b0










4.2.28. Read ID1 (DAh)

DCh						Rea	ad ID2	2					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	0	1	1	0	1	0	DAh
1 st Parameter	1	↑	1	XX	Χ	Х	X	Х	Х	Х	Х	Х	Х
2 nd Parameter	1	1	1	XX				ID3	[7:0]				Program value
Description	supplied display The 1s The 2r	er (with y, mater et paran nd para 3 can b	User's a rial or conneter is meter is be progr	d to track agreeme onstruction dummy of LCD moderammed	ent) an on spe data. odule/	d cha ecificat driver	nges e tions. versio	each ti					y display to the
Restriction	None												
					Status					A	vailab		
				e On, Id	_		_				Yes		
Register				e On, Id							Yes		
Availability				e On, Idl	$\overline{}$		•				Yes		
		Part	ial Mod	e On, Idl		le On,	Sleep	Out			Yes		
				Sle	ep In						Yes		
			Statu	10		Def	ault V	alue					
			Siall	15	(/	After N	/ITP p	rograr	n)				
Default		Pow	er On S	equence	;		8'h00)					
			SW Re	eset			8'h00)					
			HW Re	eset			8'h00)					










4.2.29. Read ID2 (DBh)

DCh						Rea	ad ID2	2					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	0	1	1	0	1	1	DBh
1 st Parameter	1	↑	1	XX	Χ	Х	X	X	Х	Х	Х	Х	Х
2 nd Parameter	1	1	1	XX				ID3	[7:0]				Program value
Description	supplied display The 1s The 2r	er (with y, mater et paran nd para 3 can b	User's a rial or conneter is meter is be progr	d to track agreeme onstruction dummy of LCD most ammed	ent) an on spe data. odule/	d cha ecificat driver	nges e tions. versio	each ti					y display to the
Restriction	None												
					Status	3				A	vailab	ility	
		Norn	nal Mod	e On, Id	le Mod	de Off	Sleep	Out			Yes		
Register		Norn	nal Mod	e On, Id	le Mod	de On	Sleep	Out			Yes		
Availability		Part	ial Mod	e On, Idl	e Mod	le Off,	Sleep	Out			Yes		
		Part	ial Mod	e On, Idl	e Mod	le On,	Sleep	Out			Yes		
				Sle	ep In						Yes		
	Default Value												
			Statu	IS	1	اول After N			~)				
Default		Pow	er On S	equence			8'h9C		11)				
Delault		1 000	SW Re	•			8'h9C						
			HW Re				8'h9C						
			HVV KE	ระยเ			0 1190	•					








4.2.30. Read ID3 (DCh)

DCh						Rea	ad ID2	2					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	0	1	1	1	0	0	DCh
1 st Parameter	1	↑	1	XX	Χ	Х	X	Х	Х	Х	Х	Х	Х
2 nd Parameter	1	1	1	XX				ID3	[7:0]				Program value
Description	supplied display The 1s The 2r	er (with y, mater et paran nd para 3 can b	User's a rial or conneter is meter is be progr	d to track agreeme onstruction dummy of LCD most ammed	ent) an on spe data. odule/	d cha ecificat driver	nges e tions. versio	each ti					y display to the
Restriction	None												
					Status	3				A	vailab	ility	
		Norn	nal Mod	e On, Id	le Mod	de Off	, Slee	o Out			Yes		
Register		Norn	nal Mod	e On, Id	le Mod	de On	Slee	o Out			Yes		
Availability		Part	ial Mod	e On, Idl	e Moc	le Off,	Sleep	Out			Yes		
		Part	ial Mod	e On, Idl	e Mod	le On,	Sleep	Out			Yes		
				Sle	ep In						Yes		
	Default Value												
			Statu	IS	(اعظ After N			n)				
Default		Pow	er On S	equence			8'h01		,				
Julian			SW Re	•			8'h01						
			HW Re				8'h01						
	TIVY HOSEL CHOT												









4.3. Description of Level 2 Command

4.3.1. RGB Interface Signal Control (B0h)

B0h					RGI	3 Interfa	ce Signa	I Con	trol				
	D/C	RD	WR	D17-	D7	D6	D5	D	D3	D2	D1	D0	HE
	Χ	Х	Х	8				4					X
Command	0	1	1	XX	1	0	1	1	0	0	0	0	B0h
1 st Parameter	1	1	1	XX	0	RCM	1[1: 0]	0	VSPL	HSPL	DPL	EPL	01

Sets the operation status of the display interface. The setting becomes effective as soon as the command is received.

EPL: DE polarity ("0"= High enable for RGB interface, "1"= Low enable for RGB interface)

DPL: DOTCLK polarity set ("0" = data fetched at the rising time, "1" = data fetched at the falling time)

HSPL: HSYNC polarity ("0"= Low level sync clock, "1"= High level sync clock)

VSPL: VSYNC polarity ("0"= Low level sync clock, "1"= High level sync clock)

RCM [1:0]: RGB interface selection (refer to the RGB interface section).

	•	RCM RCM RGB interface Selection (refer to the RGB interface section).										
			CM :0]	RIM	DF	기[1:0)]	RGB interface Mode	RGB Mode	Used Pins		
		1	0	0	1	1	0	18-bit RGB interface (262K colors)	DE Mada	VSYNC,HSYNC,DE, DOTCLK,D[17:0]		
Description		1	0	0	1	0	1	16-bit RGB interface (65K colors)	DE Mode Valid data is determined by the DE signal	VSYNC,HSYNC,DE, DOTCLK,D[17:13] & D[11:1]		
		1	0	1		-		6-bit RGB interface (262K colors)	THE DE SIGNAL	VSYNC,HSYNC,DE, DOTCLK,D[5:0]		
		1	1	0	1	1	0	18-bit RGB interface (262K colors)	SYNC Mode In SYNC mode, DE	VSYNC,HSYNC,DO TCLK, D[17:0]		
		1	1	0	1	0	1	16-bit RGB interface (65K colors)	signal is ignored; blanking	VSYNC,HSYNC,DO TCLK, D[17:13] & D[11:1]		
		1	1	1		-		6-bit RGB interface (262K colors)	porch is determined by B5h command	VSYNC,HSYNC,DO TCLK, D[5:0]		
Restriction												




			Status			Availabili	ty							
		Normal Mode On, Idle	Normal Mode On, Idle Mode Off, Sleep Out Yes											
Register		Normal Mode On, Idle	Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes											
Availability		Partial Mode On, Idle I												
		Partial Mode On, Idle Mode On, Sleep Out Yes												
		Sleep) In		Yes									
		Default Value												
		Status	RCM[1: 0]	VSPL	HSPL	DPL	EPL							
Default		Power On Sequence	2'b00	1'b0	1'b0	1'b0	1'b1							
		SW Reset	2'b00	1'b0	1'b0	1'b0	1'b1							
		HW Reset	2'b00	1'b0	1'b0	1'b0	1'b1							

HBP	Number of HSYNC of f ont/back
[4:0]	porch
00000	Setting inhibited
00001	Setting inhibited
00010	2
00011	3
00100	4
00101	5
<i>(</i> :	:
: \	:
11101	30
11110	31
11111	32
HBP	Number of HSYNC of f ont/back
[4:0]	porch
00000	Setting inhibited
00001	Setting inhibited
00010	2
00011	3
00100	4
00101	5
:	:
:	:
11101	30
11110	31
00101	5 : :



11111	32
HBP	Number of HSYNC of f ont/back
[4:0]	porch
00000	Setting inhibited
00001	Setting inhibited
00010	2
00011	3
00100	4
00101	5
:	:
:	:
11101	30
11110	31
11111	32
HBP	Number of HSYNC of f ont/back
[4:0]	porch
00000	Setting inhibited
00001	Setting inhibited
00010	2
00011	3
00100	4
00101	5
	:
:	:
11101	30
11110	31
11111	32





4.3.2. Blanking Porch Control (B5h)

B5h					Bla	anking	Porch	Contro	l					
	D/C	RDX	WR	D17-	D7	D6	D5	D4	D0	HEX				
	Χ		Χ	8										
Command	0	1	1	XX	1	0	1	1	0	1 0		1	B5h	
1 st Parameter	1	1	1	XX		VFP [7:0]								
2 nd Parameter	1	1	1	XX	0	VBP [6:0]								
3 rd Parameter	1	1	1	XX	0	0 0 HBP [4:0]								

Note:The Third parameter must write,but it is not valid.

VFP [6:0] / **VBP [6:0]:** The VFP [6:0] and VBP [6:0] bits specify the line number of vertical front and back porch period respectively.

mornt and bat	on poron period respectively.		
VFP [6:0]	Number of HSYNC of	VFP [6:0]	Number of HSYNC of
VBP [6:0]	front/back porch	VBP [6:0]	front/back porch
0000000	Setting inhibited	1000000	64
0000001	Setting inhibited	1000001	65
0000010	2	1000010	66
0000011	3	1000011	67
0000100	4	1000100	68
0000101	5	1000101	69
:		:	:
:		ī Ē	:
0111101	61	1111101	125
0111110	62	1111110	109.5
0111111	63	1111111	127

Description

Note: VFP + VBP ≤ 254 HSYNC signals

HBP [4:0]: HBP [4:0] bits specify the line number of horizontal back porch period respectively.

HBP	Number of HSYNC of f ont/back
[4:0]	porch
00000	Setting inhibited
00001	Setting inhibited
00010	2
00011	3
00100	4
00101	5
:	:
:	:
11101	30
11110	31
11111	32



Restriction	EXTC	should	l be high to enable this co	mmand										
			Status			Availability								
		Nor	mal Mode On, Idle Mode	Off, Sleep O	ut	Yes								
Register		Nor	Normal Mode On, Idle Mode On, Sleep Out Yes											
Availability		Par	Partial Mode On, Idle Mode Off, Sleep Out Yes											
		Par	Partial Mode On, Idle Mode On, Sleep Out Yes											
			Sleep In			Yes								
			Chahua		Default Value	9								
			Status	VFP [6:0]	VBP [6:0]	HBP [4:0]								
Default			Power On Sequence	7'h08	7'h08	5'h14								
		SW Reset 7'h08 7'h08 5'h14												
			HW Reset	7'h08	7'h08	5'h14								
				•										



4.3.3. Display Function Control (B6h)

B6h		Display Function Control														
	D/C	RD	WRX	D17-	D	D6	D5	D4	D3	D2	D1	D0	HEX			
	Χ	Χ		8	7											
Command	0	1 ↑ XX		XX	1	0	1	1	0	1	1	0	B6h			
1 st Parameter	1	1	1	XX	0	0	0	0	0	0	0	0	00			
2 nd Parameter	1	1	1	XX	0	GS	SS	0	0	0	0	0	00			

note: the first parameter must write, but it is not valid.

SS: Select the shift direction of outputs from the source driver.

SS	Source Output Scan Direction
0	S1 → S240
1	S240 → S1

In addition to the shift direction, the settings for both SS and BGR bits are required to change the assignment of R, G, and B dots to the source driver pins.


Descriptio

To assign R, G, B dots to the source driver pins from S1 to S360, set SS = 0. To assign R, G, B dots to the source driver pins from S360 to S1, set SS = 1.

GS: Sets the direction of scan by the gate driver in the range determined by SCN [4:0] and NL [4:0]. The scan direction determined by GS = 0 can be reversed by setting GS =

GS	Gate Output Scan Direction
0	G1→G160
1	G160→G1





NL [5:0]: Sets the number of lines to drive the LCD at an interval of 8 lines. The GRAM address mapping is not affected

by the number of lines set by NL [5:0]. The number of lines must be the same or more than the number of lines necessary

for the size of the liquid crystal panel.

	LCD Drive		LCD Drive
NL [5:0]	Line	NL [5:0]	Line


O O O O O O O O O O	GC9D01N Da	tasheet																		
O O O O O O O O O O									Sett	ing										
Default Defa			0	0	0	0	0	0	prohil	oited		0	1	0	1	0	1	176	6 lines	
O O O O O O O O O O			0	0	0	0	0	1	16 li	nes		0	1	0	1	1	0	184	4 lines	
O O O O O O O O O O			0	0	0	0	1	0	24 li	nes		0	1	0	1	1	1	192	2 lines	
O O O O O O O O O O			0	0	0	0	1	1	32 li	nes		0	1	1	0	0	0	200) lines	
Default Defa			0	0	0	1	0	0	40 li	nes		0	1	1	0	0	1	208	3 lines	
Default Defa			0	0	0	1	0	1	48 li	nes										
Default Defa			0	0	0	1	1	0	56 li	nes	i.	1	1	0	0	1	1	344	4 lines	
Default Default Default Value Default Value Default			0	0	0	1	1	1	64 li	nes		1	1	0	1	0	0	352	2 lines	
Default Default Default Value Default			0	0	1	0	0	0	72 li	nes		1	1	0	1	0	1	360) lines	
Default Default Value De			0	0	1	0	0	1	80 li	nes	į.									
Default Default Value De			0	0	1	0	1	0	88 li	nes										
Default Defa			0	0	1	0	1	1	96 li	nes										
O O 1 1 1 0 120 lines Others O			0	0	1	1	0	0	104 l	ines	į.									
O			0	0	1	1	0	1	112 l	ines										
Default Default Value Default Value Default Value Default Defaul			0	0	1	1	1	0	120 l	ines			(Others						
Default Defa			0	0	1	1	1	1	128 I	ines	ł.							pio	morted	
Default Defa			0	1	0	0	0	0	136 I	ines										
Restriction EXTC should be high to enable this command			0	1	0	0	0	1	144 I	ines		4								
Restriction EXTC should be high to enable this command Status			-	1	0	0	1	0												
Register Availability Register Availability Register Availability Register Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Yes Status Default Value Status GS SS / Power On Sequence - 1'b0 1'b0 /			0	1	0	0	1	1	160 I	ines										
Register Availability Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Pefault Value Status GS SS / Power On Sequence - 1'b0 1'b0 /	Restriction	EXTC s	shou	uld	be	hig	h t	o ei	nable thi	s comm	an	d								
Register Availability Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Default Value Status - GS SS / Power On Sequence - 1'b0 1'b0 /									Statu	s			Availability							
Availability Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Pertial Mode On, Idle Mode On, Sleep Out Yes Sleep In Pertial Mode On, Idle Mode On, Sleep Out Yes Sleep In Pertial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Pertial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Pertial Mode On, Sleep Out Yes Pertial Mo			No	orm	al N	Mod	de	Эn,	Idle Mo	de Off,	Sle	ер	Οι	ıt				Yes	3	
Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes	Register		No	orm	al I	Mod	de (On,	Idle Mo	de On,	Sle	ер	Οι	ıt				Yes	3	
Sleep In Yes Default Value Status - GS SS / Power On Sequence - 1'b0 1'b0 /	Availability		Pa	arti	al N	/loc	le (Dn,	Idle Mod	de Off, S	Sle	ер	Ou	t				Yes	3	
Default Value			Pa	arti	al N	/loc	le (Эn,	Idle Mod	de On, S	Sle	ер	Ou	t				Yes	3	
Default Status				Sleep In														Yes	3	
Default Status																				
Default				Ctatura						D)efa	ault	Va							
	Default					S	iati	JS		-			(GS			SS	S	/	
HW Resset - 1'b0 1'b0 /				Power On Sequence			-			1	'b0			1'b	0	/				
					H	łW	Re	esse	et	-			1	'b0			1'b	0	/	
									_									<u></u>		



4.3.4. Tearing Effect Control (B4h)

B4h					Tearing	Effec	t Widt	th Con	trol				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1	1	0	1	0	B4h
Parameter1	1	1	↑	XX				te_wi	dth[7:	0]			00
Parameter2	1	1	↑	XX	Χ	Χ	Χ	Х	Χ	Χ	Χ	te_pol	00
			l to adju	st the T	earing I	Effect			-	•			
	te_pc	ol					_	ring E	•	olarity	1		
	0						+	itive p					
	1	11.10.01	·	P	T			ative p		.1 . 1		11 11	
	te_wid		is usea	to adjus	it the Te	earing	Filec	t outpu	ıt sıgn	aı pui	se wia	th with d	ispiay
		dth[7:0]	<u> </u>		Tearing	a Effe	¬t						
	10_₩1	uti [7.0	I		width(_		time)					
	0				1line ti								
Description	1				2line ti	me							
	N				N+1 lir	ne time	e						
	7f		128 line time										
	NI.I. I				711. T				· -		- "	0 1 1 1	
		ve Low		i Mode V	with Lea	aring E	шест	Line C	n, re	arıng	Effect	Output p	in will
		on't care											
Restriction				o effect	when T	earing	Effe	ct outp	ut is a	alread	v ON		
										<u> </u>	, -		
				,	Status					Avail	ability		
		Norma	al Mode	On, Idl	e Mode	Off, S	leep	Out		Y	es		
Register		Norma	al Mode	On, Idl	e Mode	On, S	leep	Out		Y	es		
Availability		Partia	al Mode	On, Idle	Mode	Off, S	leep (Out		Y	es		
		Partia	al Mode	On, Idle		On, S	leep (Out		Y	es		
				Sle	ep In					Y	es		
			Ctet					Dof-	J+ \ / = !				
		Dove	Status					Defau		re			
Default			SW Res	equence	,				x00 x00				
			HW Res						x00 x00				
			i ivv ries	SCI				U	XUU				









4.3.5. Interface Control (F6h)

F6h						Interf	ace C	Contro	ı				
	D/CX	RDX	WRX	D17-	8 D7		D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<u> </u>	XX	1	1	1	1	0	1	1	0	F6h
1 st	4		4	VV	4	4			DM	[4.0]	DM	DIM	-00
Parameter	1	1	1	XX	1	1	0	0	DM	[1:0]	RM	RIM	C0
	DM [1	l: 0]: Sel	ect the	displa	y oper	ation n	node.					1	
			DM	[1]	OM[0]		•		eration				
					0				ck ope				
			0		1				rface M				
			1		0				erface disable				
	BM· S	Select the	L		1 20028	the (uisabie	J u			
		M to "1"							3 interfa	ace.			
				RM					1 Acces	$\overline{}$			
						Syster	n inte	rface/	VSYNC	;			
				0			inte	rface					
Description				1		K	RGB i	interfa	ace				
	_	_	thod of	pixel	data tr	ansfer	. Plea	se re	fer to se	ection 4	4.5.6	Data Colo	r
	Codin	oding											
	DIM.	IM: Specify the RGB interface mode when the RGB interface is used. These b											ito
												should no	
		uring ope			, opo.							0.100.10	
		RIM		MOD	[6:4]			RGB	Interfac	e Mode	е		
			11	0 (26	2K								
		0		color)		18-	bit R	GB int	terface	(1 tran	sfer/p	oixel)	
			_	(65K c	,				terface	·			
		1	,	2K co	,				erface (3 trans	sfer/p	ixel)	
Restriction	EXIC	should	be high	to en	able th	is com	nmano	<u> </u>					
						Status				٨	voilo	bility	
			Vormal	Mode	On Ic			f Sloc	an Out	A		-	
Register	Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes												
Availability	Partial Mode On, Idle Mode Off, Sleep Out Yes												
			Partial						•		Ye		
						eep In			-		Ye	es	
Default			Status					De	efault Va	alue			
Delault	_					1DT[1:		DM	-	RM		RIM	
		Power	On Sec	quence)	2'b00		2'b	00	1'b0)	1'b0	



SW Reset	2'b00	2'b00	1'b0	1'b0
HW Reset	2'b00	2'b00	1'b0	1'b0

4.4. Description of Level 3 Command

4.4.1. Inversion (ECh)

ECh						Invers	sion						
2011	D/C	RD	WR	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	X	X	X	D17 0	<i>D1</i>				Во				TILX
Command	0	1	<u> </u>	XX	1	1	1	0	1	1	0	0	ECh
1 st			1										0x7
Parameter	1	1	1	XX	0	DI	۱V[2:	0]	0	0	0	0	0
	DINV	[2:0]	: Set di	splay in	version	mode	for d	ual g	ate	defa	ult)		
				DINV[2:	0]		Inve	ersion					
				0			1+2	2H1V					
				1			1+2 c	colum	ın				
				2			rese	erved					
				3			rese	erved					
			4 reserved 7 2 column inversion										
Description													
	DINV	[2:0]	: Set display inversion mode for single gate BFh=0x01										
\				DINV[2:	0]			ersion	1				
				0	_			dot					
				1/5/6/7				lumn					
				2				erved					
				3 4				erved					
							1626	erved					
Restriction	Inter_	com	mand s	hould b	e set hi	gh to e	nable	e this	comm	and			
					Stat	us			P	Availa	bility		
Register		No	ormal M	1ode On	, Idle M	ode O	ff, Sle	еер С	Dut	Υe	s		
Availability				lode On						Υe			
, wandonity		-	Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes										
		Pa	artial M	ode On			n, Sle	ep C	ut	Ye			
					Sleep I	n				Υe	es		



	Status	Default Value
	Status	DINV[2:0]
Default	Power On	4'h1
	Sequence	4 11 1
	SW Reset	4'h1
	HW Reset	4'h1

4.4.2. Dual-Single gate select (BFh)

BFh						Dua	-Sing	ale aa	ate				
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	Х	Х											
Command	0	1	1	XX	1	0	1	1	1	1	1	1	BFh
1 st Parameter	1	1	↑	XX	0	0	0	0	0	0	0	Dualgat e	0x01
Description	Dual	_	1 selec	t dual g t single				ault)					
Restriction	Inter	comi	mand s	hould b	e set	high	to er	nable	this o	comn	nand		
Register Availability		No	rmal M	lode Or	ı, Idle ı, Idle	Mod	le Of le Or	ı, Sle	ep O	ut ut	Availal Yes Yes	6	
				ode On					-		Yes		
		F 6	artiai ivi	ode On	Slee		e On	, Sie	ep Ou	1	Yes		
					5100	P 111					10.		
					Sta	atus		-	fault \ualgat)		
Default					Pow				1'b1				
					SW				1'b1				
					HW	Rese	t		1'b1	_			



4.4.3. SPI 2DATA control(B1h)

B1h						SPI 20	DATA	control					
	D/C	RD	WRX	D17-	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	Χ	Х		8									
Command	0	1	1	XX	1	0	1	1	0	0	0	1	B1h
1 st	1	1	↑	XX	Х	Х	Х	Х	2data	2da	ta_mo	dt[2:0]	00
Parameter		-							_en				
		_	Set 2_d [[2:0]						SPI. ine mod	e.			~
Description			2	DATA_N	/IDT[2	:0]		Da	ata Form	nat			•
				00	0		65K d	color 1p	oixle/tran	sition			
				00)1		262K	color	l pixle/tra	nsitio	n		
				01	0		262K	color 2	2/3pixle/t	ransit	ion		
Restriction	Inter o	comma	nd shou	ld be se	t high	to en	able th	nis com	mand				
					\$	Status				Ava	ilabilit	у	
Register		<u> </u>	Normal		· ·						Yes		
Availability			Normal	$\overline{}$							Yes		
, wanasinty			Partial I								Yes		
			Partial I	Mode O	-		On, S	Sleep (Dut		Yes		
		Sleep In								Yes			
			Status					Defa	ault Valu	е			
Default			Siaius			2D	ATA_E	EN	2	DATA	_MDT	[2:0]	
Delauit		Powe	r On Se	quence			1'b0			3'	b000		
			SW Res	et			1'b0			3'	b000		
		ŀ	HW Res	et			1'b0			3'	b000		



4.4.4. Power Control 1 (C1h)

C1h					Po	ower (Contro	ol 1						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	1	0	0	0	0	0	1	C1h	
1 st Parameter	1	1	1	XX	Х	Х	Х	Х	0	0	vcire	0	00	
Description	vcire:													
Description		vcire =0 Internal reference voltage 2.5V (default)												
		vcire =1 External reference voltage VDDB												
Restriction	Inter_c	comma	nd shou	ld be set	high to	o ena	ble thi	s con	nmano	t				
				Status	•			Defau	ılt Val	ue				
				Otatae				V	cire					
Default			Powe	er On Se	quenc	е		1	'b0					
		SW Reset 1'b0												
		HW Reset 1'b0												



4.4.5. Power Control 2 (C3h)

C3h						
Command 0 1 ↑ XX 1 1 0 0 0 0 1 Parameter Set the voltage level value to output the VREG1A and VREG1B OUT leve reference level for the grayscale voltage level.(Table is valid when vrh=0x/VREG1A=(vrh+vbp_d)*0.02+4 VREG1A=(vrh+vbp_d)*0.02+4 VREG1B=vbp_d*0.02+0.3 Vreg1_vbp_d[6:0] VREG1A/V VREG1B 7'h00 4.8 0.3 Description N (N+40)*0.02+4 N*0.02+0	3C					
1st Parameter 1 1 ↑ XX X vreg1_vbp_d[6:0] Set the voltage level value to output the VREG1A and VREG1B OUT leve reference level for the grayscale voltage level.(Table is valid when vrh=0x/2 VREG1A=(vrh+vbp_d)*0.02+4 VREG1A=(vrh+vbp_d)*0.02+4 VREG1B=vbp_d*0.02+0.3 VREG1A/V VREG1B/V 7'h00 4.8 0.3 N (N+40)*0.02+4 N*0.02+0	3C					
Parameter 1	el, which is					
reference level for the grayscale voltage level.(Table is valid when vrh=0x2 VREG1A=(vrh+vbp_d)*0.02+4 VREG1B=vbp_d*0.02+0.3 vreg1_vbp_d[6:0] VREG1A/V VREG1B. 7'h00 4.8 0.3 N (N+40)*0.02+4 N*0.02+0						
Description T						
Description N (N+40)*0.02+4 N*0.02+0	S/V					
N (N+40)*0.02+4 N*0.02+0						
	2.0					
).3					
7 1100						
7'h56 reserved reserved	d					
	<u></u>					
7'h7F reserved reserved	d					
Restriction Inter_command should be set high to enable this command						
Status Availability						
Register Normal Mode On, Idle Mode Off, Sleep Out Yes						
Availability Normal Mode On, Idle Mode On, Sleep Out Yes						
Partial Mode On, Idle Mode Off, Sleep Out Yes						
Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes						
Sieep III Tes	103					
Default Value						
Status vreg1_vbp_d[6:0]						
Default Power On Sequence 7h3c						
SW Reset 7h3c						
HW Reset 7h3c						



4.4.6. Power Control 3 (C4h)

C4h					Р	ower (Contro	ol 3						
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
	Χ	X												
Command	0	1	↑	XX	1	1	0	0	0	1	0	0	C4h	
1 st Parameter	1	1	↑	XX	X			vreg1	_vbn_	_d[6:0]			3C	
	for the	e grays 62A=(v 62B=vb	cale volta bn_d-vr on_d*0.0		(Table				-				ce level	
		vreg	1_vbn_d	I[6:0]			G2A/\	V	•	VF	REG2E	3/V		
	<u> </u>		7'h00			-	-4.2				0.3			
Description	<u> </u>					NI*O				N I *		0.0		
	<u> </u>		N			N*0	.02-4.2	2		IN [*]	0.02+	0.3		
			7'h55				2.5				2.0			
			7'h56				erved			re	eserve	ed		
			7'h7F			res	erved			re	eserve	ed		
Restriction	Inter_	comma	and shou	ld be set	high to	enab	ole this	comn	nand					
					Sta	tus				Avai	lability	/		
Register			Normal I	Mode On	, Idle M	1ode (Off, Sle	еер Оі	ut	١	es_			
Availability				Mode On				•			es_			
		Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes												
			Partial N				n, Sle	ep Ou	ıt					
					Sleep	ın			Yes					
								Defaul	t Valu	e				
				Stat	tus				bn_d[6					
Default			Po	ower On	Seque	nce			13C					
			SW Reset 7'h3C											
				HW F	Reset			7'h	n3C					



4.4.7. Power Control 4 (C9h)

C9h					Р	ower (Contro	l 4						
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
	X	X												
Command	0	1	1	XX	1	1	0	0	1	0	0	1	C9h	
1 st	4	4	•	VV	V	Х			vrh[5:0]		I	28	
Parameter	1	1	1	XX	Х									
	Set th	e volta	ge level	value to c	output t	he VF	REG1A	OUT	level,	which	is a re	eferenc	e leve	
	for the	grays	cale volt	age level	. (Table	e is va	lid wh	en vb _l	o_d=0	x3C a	nd vbr	n_d=0x	(3C)	
		•		_d)*0.02+										
	VREG	32A=(v	bn_d-vr	h)*0.02-3	3.4							V		
			vrh[5:0]				G1A/\	/		VF	REG2/	A/V		
Description			6'h00				5.2				-2.2			
·						(N+60)*0.02+4 (100-N)*0.02-4.2								
			N											
			6'h28		3	6 -3								
			6'h3F			6	5.46				-3.46			
Restriction	Inter	comma	and shou	ld be set	high to	n enah	ole this	comr	nand					
1100111011011	IIICI	Oomine	and onloc	ild be set	mgn to	onac	710 11110	001111	nana					
					Sta	tus				Ava	ilability	/		
Device			Normal I	Mode On	, Idle M	1ode (Off, Sle	ер Оі	ut	`	⁄es			
Register Availability		Normal Mode On, Idle Mode On, Sleep Out Yes												
Availability			Partial N	/lode On,	Idle M	ode C	off, Sle	ер Ои	ıt	`	/es			
			Partial N	/lode On,			n, Sle	ер Ои	ıt		⁄es			
					Sleep In					Yes				
								Defaul	t Valu	е				
				Sta	tus				[5:0]					
Default			P	ower On	Seque	nce			n28					
1				SW F				6'h	ո28					

HW Reset

6'h28



4.4.8. Inter Register Enable1(FEh)

FEh					Inter	regist	er ena	able 1						
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
	Χ	Χ												
Command	0	1	1	XX	1	1	1	1	1	1	1	0	FEh	
Parameter					1	No Pa	ramete	er						
	This co	ommai	nd is use	d for Inte	r_com	mand	contro	olling.						
	To set	Inter_	comman	d high ,yo	ou sho	uld wr	ite Inte	er regi	ster er	nable '	1 (FEh) and	nter	
	_		•	h) contin	-									
	Once I	Inter_c	command	d is set hi	gh, onl	y hard	dware	or sof	tware	reset o	an tur	n it to	low.	
		(Inter_c	command	is low						7			
				\					Comm	and				
				rite comma					Param	eter	7	•		
Description			Inter reg	ster enable	e I (FEh	1)		4						
				•		<u> </u>			Disp	olay				
				rite comma					Actic					
		Inter register enable 2 (EFh) Action												
		Mode												
		(Inter_c	ommand	is high									
									Sequentia	l transfer				
Restriction														
			7											
					Sta	tus				Ava	lability	/		
			Normal I	Mode On	, Idle M	1ode C	Off, Sle	еер О	ut	\	es/			
Register			Normal I	Mode On	, Idle N	1ode C	On, Sle	ер О	ut	\	es/			
Availability			Partial N	/lode On,	Idle M	ode C	ff, Sle	ер Оц	ıt	\	⁄es			
			Partial N	/lode On,	Idle M	ode C	n, Sle	ер Оц	ıt	`	es/			
	Sleep In Yes													
Default														



4.4.9. Inter Register Enable2(EFh)

EFh	Inter register enable 2													
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
	Χ	Χ												
Command	0	1	1	XX	1	1	1	0	1	1	1	1	EFh	
Parameter	No Parameter													
Description	To set registe	This command is used for Inter_command controlling. To set Inter_command high ,you should write Inter register enable 1 (FEh) and Inter register enable 2 (EFh) continuously. Once Inter_command is set high, only hardware or software reset can turn it to low. Inter_command is low write command Inter register enable 1 (FEh) write command Inter register enable 2 (EFh) Mode Inter_command is high Sequential transfer												
Restriction														
												_		
		Status								Availability				
	Normal Mode On, Idle Mode Off, Sleep Out									Yes				
Register	Normal Mode On, Idle Mode On, Sleep Out									Yes				
Availability	Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out									Yes				
	Sleep In									Yes Yes				
	Олеер пт										163			
Default														



4.4.10. **SET_GAMMA1** (F0h)

F0h	SET_GAMMA1												
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE
	Χ	Χ											Χ
Command	0	1	1	XX	1	1	1	1	0	0	0	0	F0h
1 st					dig2g								
Parameter	1	1	1	XX	dig2j			dig2gam_vr1_n[5:0] 8					80
					1:	-							
2 nd				V/V	dig2g			ر د الد	3	0	[[.0]		00
Parameter	1	1	1	XX	dig2j 1:			dig2gam_vr2_n[5:0]					03
3 st		1	<u> </u>	XX	1.	<u> </u>							
Parameter	1	'	I					(dig2ga	ım_vr4	I_n[4:C)]	08
4 nd		1	↑	XX									
Parameter	1		'					dig2gam_vr6_n[4:0] 06					06
5 st	4	1	1	XX	4: 0) as a saa	OI	70 p[20] director (112 p[20] 05					
Parameter	1				digz	gam_	_vr0_n[3:0] dig2gam_vr13_n[3:0] 05					05	
6 nd	1	1	1	XX			dig2gam_vr20_n[6:0] 2B						
Parameter	·		uigzgaiii_vizv_ii[o.vj 2B							20			
		dig2gam_dig2j0_n[1:0]: γ gradient adjustment register for negative polarity											
		_	n_dig2j1_n[1:0]: γ gradient adjustment register for negative polarity n_vr0_n[3:0]: γ gradient adjustment register for negative polarity										
			7		-		_		_	-	-		
Description		gam_vr1_n[5:0]: γ gradient adjustment register for negative polarity gam_vr2_n[5:0]: γ gradient adjustment register for negative polarity											
Description				-	-	ustment register for negative polarity ustment register for negative polarity ustment register for negative polarity							
					-								
		dig2gam_vr13_n[3:0]: y gradient adjustment register for negative polarity											
	dig2ga	dig2gam_vr20_n[6:0]: γ gradient adjustment register for negative polarity											
Restriction	Inter_d	Inter_command should be set high to enable this command											
			Status							Availability			
			Normal Mode On, Idle Mode Off, Sleep Out							Yes			
Register			Normal Mode On, Id e Mode On, Sleep Out Yes										
Availability			Partial Mode On, Idle Mode Off, Sleep Out Yes										
		Partial Mode On, Idle Mode On, Sleep Out Yes											
	Sleep In Yes												



		Default Value								
		dig2gam_	dig2gam	dig2gam	dig2gam	dig2gam	dig2gam			
	Status	dig2j0_n[_dig2j1_	_vr0_n[3:	_vr1_n[5:	_vr2_n[5:	_vr4_n[4:			
		1:0]	n[1:0]	0]	0]	0]	0]			
	Power	025.00	2'h00							
Defeable	On			4'h00	C!!- 0.0	011.00	575-00			
Default	Sequenc	2'h02			6'h00	6'h03	5'h08			
	е									
	SW	011-00	01-00	471-00	01-00	01-00	571-00			
	Reset	2'h02	2'h00	4'h00	6'h00	6'h03	5'h08			
	HW	011.00	011 00	411.00	021-00	011 00	511.00			
	Reset	2'h02	2'h00	4'h00	6'h00	6'h03	5'n08			
		Default Value								
		-l': O	dig2gam	dig2gam						
	Status	dig2gam_	_vr13_n[_vr20_n[
		vr6_n[4:0]	3:0] 6:0]							
	Power									
Defect	On	5 ' 50	4'h05	771-01-						
Default	Sequenc	5'h06		7'h2b						
	е									
	SW	E14.00	41505	711-01-						
	Reset	5'h06	4'h05	7'h2b			5'h08			
	HW	E'hOG	1'h0E	7'h2h						
	Reset	5'h06	4'h05	7'h2b	_					





4.4.11. SET_GAMMA2 (F1h)

F1h		SET_GAMMA2											
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE
	Χ	Χ											Χ
Command	0	1	1	XX	1	1	1	1	0	0	0	1	F1h
1 st	1	1	↑	XX			d	in2na	m_vr4	3 n[6·	01		41
Parameter	'							<u></u>			<u> </u>		
2 nd	1	1	1	XX		gam_v	_	c	lig2gaı	m vr5	7 n[4:	01	97
Parameter						n[2:0]			3 3		<u> </u>		
3 st	1	1	↑	XX		gam_v	r36_	c	lig2gaı	m_vr5	9_n[4:	0]	98
Parameter				201		n[2:0]	I				<u> </u>		
4 nd	1	1	1	XX				dig2	gam_	vr61_r	[5:0]		13
Parameter 5 st				\/\/					-				
	1	1	1	XX				dig2	gam_	vr62_r	[5:0]		17
Parameter 6 nd		1	•	XX									
Parameter	1	ı	1	^^	dig2gam_vr50_n[3:0] dig2gam_vr63_n[3:0] CD						CD		
Farameter	dig2gam_vr43_p[6:0]: γ gradient adjustment register for negative polarity												
		2gam_vr27_p[2:0]: γ gradient adjustment register for negative polarity											
			_vr57_p[4:0]: γ gradient adjustment register for negative polarity										
				: γ gradie : γ gradie			_		_	-	-		
Description				: γ gradie	_		_		_	-	_		
				: γ gradie									
			_	: γ gradie	-		_		_	-	_		
	dig2ga	am_vr5	0_p[3:0]	: γ gradie	nt adju	stmen	nt regis	ter fo	r nega	tive po	larity		
	dig2ga	am_vr6	3_p[3:0]	: γ gradie	nt adju	stmen	nt regis	ter fo	r nega	tive po	larity		
Restriction	Inter_d	comma	ınd shou	ld be set	high to	enabl	le this	comm	and				
												_	
					Stat	us				Avail	ability		
		-		/lode On,				•	-		es		
Register			Normal Mo e On, Idle Mode On, Sleep Out							es			
Availability		-	Partial Mode On, Idle Mode Off, Sleep Out								es		
		Partial Mode On, Idle Mode On, Sleep Out Yes											
	Sleep In Yes												



				Default	t Value		
		dig2gam_	dig2gam	dig2gam	dig2gam	dig2gam	dig2gam
	Status	vr43_p[6:	_vr27_p[_vr57_p[_vr59_p[_vr36_p[_vr61_p[
		0]	2:0]	4:0]	4:0]	2:0]	5:0]
	Power						
Default	On	7'h41	3'h04	5'h17	5'h18	3'h04	6'h13
	Sequenc	7 114 1	31104	31117	31110	31104	01113
	е						
	SW	7'h41	3'h04	5'h17	5'h18	3'h04	6'h13
	Reset	7 11-7 1	31104	31117	31110	31104	01110
	HW	7'h41	3'h04	5'h17	5'h18	3'h04	6'h13
	Reset	7 11-7 1	01104	01117	01110	01104	Ollio
				Default	t Value		
		dig2gam_	dig2gam	dig2gam			
	Status	vr62_p[5:	_vr50_p[_vr63_p[
		0]	3:0]	3:0]			
	Power						
Default	On	6'h17	4'h0C	4'h0D			
Boladit	Sequenc	01117	41100	1100			
	е						
	SW	6'h17	4'h0C	4'h0D			
	Reset	01117	11100	1,005			
	HW	6'h17	4'h0C	4'h0D			
	Reset		11100	71100			



4.4.12. **SET_GAMMA3** (F2h)

F2h		SET_GAMMA3											
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE
	Χ	Χ											Х
Command	0	1	1	XX	1	1	1	1	0	0	1	0	F2h
1 st					dig2g	jam_	<u> </u>						
Parameter	1	1	1	XX	dig2j			dig	2gam_	vr1_p	[5:0]		40
					1:	_							
2 nd	1	1	•	XX	dig2g			dia	Daam	vrO n	[E·O]		03
Parameter	I	ı	1	^^	dig2j 1:			uig	2gam_	vr2_p	[5.0]		03
3 st		1	↑	XX	1.) 							
Parameter	1		ı	701				(dig2ga	ım_vr4	l_p[4:0)]	08
4 nd		1	1	XX					-				
Parameter	1								dig2ga	ım_vr6	6_p[4:0)]	0B
5 st	1	1	1	XX	dia2	dam v	vr0_p[3.01	dia2	gam v	vr13_p	เร.บเ	08
Parameter	Į.				uigz	gam_	vio_p[3.0]	uigz	gam_	vi 13_p	[J.U]	00
6 nd	1	1	1	XX			d	lig2ga	m vr2	0_p[6:	01		2E
Parameter	•				0 0 2 21 7								
		gam_dig2j0_p[1:0]: γ gradient adjustment register for positive polarity gam_dig2j1_p[1:0]: γ gradient adjustment register for positive polarity											
				IJ: γ grad γ gradien									
				γ gradien γ gradien									
				γ gradien γ gradien	-		-	-		-	-		
Description	-			γ gradien	-		_	-		-	-		
	-			. σ γ gradien	-		•			•	-		
	dig2ga	am_vr1	3_p[3:0]	: γ gradie	nt adju	stmen	it regis	ster fo	positi	ve pol	arity		
	dig2ga	am_vr2	:0_p[6:0]	: γ gradie	nt adju	stmen	it regis	ster fo	positi	ve pol	arity		
Restriction	Inter_c	comma	ınd shou	ld be set	high to	enabl	e this	comm	and				
					01					A	. 1. 222		
		,	Marmal N	Anda Or	Stat		tt Cl-	on O:	+		ability		
Register		-		Mode On,			-	•			es es		
Availability					On, Idle Mode On, Sleep Out Yes On, Idle Mode Off, Sleep Out Yes								
,a.m.y		-			On, Idle Mode On, Sleep Out Yes								
			- 3 1-	-	Sleep In Yes								
					<u> </u>				ı				



				Default	t Value		
		dig2gam_	dig2gam	dig2gam	dig2gam	dig2gam	dig2gam
	Status	dig2j0_p[_dig2j1_	_vr1_p[5:	_vr2_p[5:	_vr4_p[4:	_vr6_p[4:
		1:0]	p[1:0]	0]	0]	0]	0]
	Power						
Default	On	2'h01	2'h00	6'h00	6'h03	5'h08	5'h0B
	Sequenc	21101	21100	0 1100	01103	31100	31100
	е						
	SW	2'h01	2'h00	6'h00	6'h03	5'h08	5'h0B
	Reset	21101	21100	0 1100	01103	31100	31100
	HW	2'h01	2'h00	6'h00	6'h03	5'h08	5'h0B
	Reset	21101	21100	01100	01103	31100	31100
				Default	t Value		
		dig2gam_	dig2gam	dig2gam			
	Status	vr0_p[3:0]	_vr13_p[_vr20_p[
		vio_p[5.0]	3:0]	6:0]			
	Power						
Default	On	4'h00	4'h08	7'h2E			
Boladit	Sequenc	71100	41100				
	е						
	SW	4'h00	4'h08	7'h2E			
	Reset	71100	71100	7 1122			
	HW	4'h00	4'h08	7'h2E			
	Reset	71100	71100	7 1126			



4.4.13. **SET_GAMMA4** (F3h)

F3h		SET_GAMMA4											
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE
	Χ	Χ											Χ
Command	0	1	↑	XX	1	1	1	1	0	0	1	1	F3h
1 st	1	1	↑	XX			Ч	lin2na	m_vr4	3 n[6·	0 1		3F
Parameter	ı							iigzga		o_pլo.	o _]		01
2 nd	1	1	↑	XX	dig2g	gam_v	r27_	C	lig2gar	n vr5	7 n[4·(าเ	98
Parameter	'					p[2:0]					_PL '	21	
3 st	1	1	1	XX		jam_v	r36_	d	lig2gar	m vr59	9 p[4:0	01	В4
Parameter						p[2:0]					7, 1	1	
4 nd	1	1	1	XX				dia2	gam_	vr61 c	15:01		14
Parameter									J				
5 st	1	1	↑	XX				dig2	gam_	vr62 p	[5:0]		18
Parameter				207									
6 nd	1	1	1	XX	dig2	gam_\	/r50_p	[3:0]	dig2	gam_	vr63_p	[3:0]	CD
Parameter	dig2gam_vr43_p[6:0]: γ gradient adjustment register for positive polarity												
			vr27_p[2:0]: γ gradient adjustment register for positive polarity										
				. γ gradie : γ gradie			_		•	-	-		
				. γ gradie : γ gradie			_		•	-	-		
Description				. γ gradie : γ gradie	_		_		•	-	-		
2000р				: γ gradie : γ gradie	-		_		•	-	-		
				: γ gradie	-		_		•	-	-		
				: γ gradie	-		_		-	-	-		
	dig2ga	am_vr6	3_p[3:0]	: γ gradie	nt adju	stmen	it regis	ster fo	positi	ve pol	arity		
Restriction	Inter_d	comma	ınd shou	ld be set	high to	enabl	e this	comm	and				
	1												
					Sta	ıtus				Avai	bility	,	
			Normal Mode On, Idle Mode Off, Sleep Out						ut	Υ	'es		
Register			Normal Mode On, Idle Mode On, Sleep Out Yes										
Availability			Partial Mode On, Idle Mode Off, Sleep Out Yes										
			Partial Mode On, Idle Mode On, Sleep Out Yes										
		Sleep In Yes											



				Default	Value		
		dig2gam_	dig2gam	dig2gam	dig2gam	dig2gam	dig2gam
	Status	vr43_p[6:	_vr27_p[_vr57_p[_vr36_p[_vr59_p[_vr61_p[
		0]	2:0]	4:0]	2:0]	4:0]	5:0]
	Power						
Default	On	7'h3F	3'h04	5'h18	3'h05	5'h14	6'h14
	Sequenc	7 1131	31104	31110	31103	31114	01114
	е						
	SW	7'h3F	3'h04	5'h18	3'h05	5'h14	6'h14
	Reset	7 1101	31104	31110	31103	31114	01114
	HW	7'h3F	3'h04	5'h18	3'h05	5'h14	6'h14
	Reset	7 1101	01104	01110	01100	01114	OIII4
				Default	Value		
		dig2gam_	dig2gam	dig2gam			
	Status	vr62_p[5:	_vr50_p[_vr63_p[
		0]	3:0]	3:0]			
	Power						
Default	On	6'h18	4'h0C	4'h0D			
Boladit	Sequenc	01110	41100	41105			
	е						
	SW	6'h18	4'h0C	4'h0D			
	Reset	01110	71100	7 (100			
	HW	6'h18	4'h0C	4'h0D			
	Reset	01110	71100	71100			



5. Electrical Characteristics

5.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When GC9D01N is used out of the absolute maximum ratings, GC9D01N may be permanently damaged. To use GC9D01N within the following electrical characteristics limitation is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, GC9D01N will malfunction and cause poor reliability.

Table43.

Item	Symbol	Unit	Value
Supply voltage	VDDB	V	-0.3~+4.6
Supply voltage(Logic)	VDDI	V	-0.3~+4.6
Supply voltage(Digital)	DVDD	V	-0.3~+2.0
Driver supply voltage	VGH-VGL	V	-0.3~+27.0
Logic input voltage range	VIN	V	-0.3~VDDI+0.3
Logic output voltage range	VO	V	-0.3~VDDI+0.3
Operation temperature	Topr	${\mathbb C}$	-40~+80
Storage temperature	Tstg	$^{\circ}$	-40~+80

Note: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.



5.2. DC Characteristics

5.2.1. DC Characteristics for Panel Driving

General DC Characteristics

Table44.

Item	Symbol	Unit	Condition	Min.	Тур.	Max.	Note
		Power	and Operation Vo	oltage			
Analog Operating Voltage	VDDB	V	Operating voltage	2.5	2.8	3.3	Note2
Logic Operating Voltage	VDDI	V	I/O supply voltage	1.65	2.8	3.3	Note2
Digital Operating voltage	DVDD	V	Digital supply voltage	-	1.5	-	Note2
Gate Driver High Voltage	VGH	V	-	9.0		14.0	Note3
Gate Driver Low Voltage	VGL	V	-	-14.0		-9.0	Note3
		l	nput and Output		•		
Logic High Level Input Voltage	VIH	V		0.7*V DDI	-	VDDI	Note1,2,3
Logic Low Level Input Voltage	VIL	V	-	VSSB	-	0.3*VD DI	Note1,2,3
Logic High Level Output Voltage	VOH	V	IOL=-1.0mA	0.8*V DDI	-	VDDI	Note1,2,3
Logic Low Level Output Voltage	VOL	V	IOL=1.0mA	VSSB	-	0.2*VD DI	Note1,2,3
Logic High Level Input Current	H	uA	-	-	-	1	Note1,2,3
Logic Low Level Input Current	IIL	uA	-	-1	-	-	Note1,2,3
Logic Input Leakage Current	ILEA	uA	VIN=VDDI or VSSB	-0.1	-	+0.1	Note1,2,3
			Source Driver				
Positive Source Output Range	Vsout	V	-	VREG 1B	-	VREG 1A	
Negative Source Output Range	Vsout	V	-	VREG 2A	-	VREG 2B	

Note 1: VDDI=1.65 to 3.3V, VDDB=2.5 to 3.3V, AGND=VSS=0V, Ta=-30 to 70 (to +85 no damage) $^{\circ}\mathbb{C}$

Note2: Please supply digital VDDI voltage equal or less than analog VDDB voltage.

Note3: CSX, RDX, WRX, D[17:0], D/CX, RESX, TE, DOTCLK, VSYNC, HSYNC, DE, SDA, SCL, IM3, IM2, IM1,IM0, and Test pins.



5.3. AC Characteristics

5.3.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- $\rm I$)

Figure 90.




Table45.


				ma	Uni	
Signal	Symbol	Parameter	min	X	t	Description
Signal	•			^		Description
DCX	tast	Address setup time	0	-	ns	
	taht	Address hold time(Write/Read)	0	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time(Write)	15	-	ns	
CSX	trcs	Chip Select setup time(Read ID)	45	-	ns	
	trcsfm	Chip Select setup time(Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write Cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
	trcfm	Read Cycle (FM)	380	-	ns	
RDX(FM)	trdhfm	Read Control H duration(FM)	180	-	ns	
	trdlfm	Read Control L duration(FM)	200	-	ns	
	trc	Read Cycle (ID)	160	-	ns	
RDX(ID)	trdh	Read Control H pulse duration	90	ı	ns	
	trdl	Read Control L pulse duration	70	ı	ns	
D[17:0],D[tdst	Write data setup time	10	-	ns	For maximum
15:0],D[8:	tdht	Write data hold time	10	ı	ns	CL=30pF
0], D[7:0]	trat	Read access time	-	40	ns	For minimum



tratfm	Read access time	1	340	ns	CL=
trod	Read output disable time	20	80	ns	


Note: Ta = -40 to 85 °C, VDDI = 1.65V to 3.3V, VDDB = 2.5V to 3.3V, VSS = 0V

Figure91.




CSX timings:

Figure92.



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals. Write to read or read to write timings:

Figure92.



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.



5.3.2. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- II)

Figure93.





Table46.

	Symbo			ma	Uni	
Signal	ĺ	Parameter	min	x	t	Description
DCX	tast	Address setup time	0	-	ns	
DCX	taht	Address hold time(Write/Read)	0	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time(Write)	15	-	ns	
CSX	trcs	Chip Select setup time(Read ID)	45	-	ns	
	trcsfm	Chip Select setup time(Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write Cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	15	ı	ns	
	twrl	Write Control pulse L duration	15	ı	ns	
DDV/EM	trcfm	Read Cycle (FM)	380	ı	ns	
RDX(FM	trdhfm	Read Control H duration(FM)	180	ı	ns	
,	trdlfm	Read Control L duration(FM)	200	-	ns	
	trc	Read Cycle (ID)	160	ı	ns	
RDX(ID)	trdh	Read Control pulse H duration	90	ı	ns	
	trdl	Read Control pulse L duration	70	-	ns	
D[17:0],	tdst	Write data setup time	10	-	ns	For movimum
D[17:10]	tdht	Write data hold time	10	-	ns	For maximum CL=30pF
&D[8:1],	trat	Read access time	-	40	ns	For minimum
D[17:10] tratfm		Read access time	-	340	ns	CL=8pF
,D[17:9]	trod	Read output disable time	20	80	ns	0L-0pi




Note: Ta = -40 to 85 °C, VDDI=1.65V to 3.3V, VDDB=2.5V to 3.3V, VSS=0V.

Figure94.




CSX timings:

Figure95.



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals. Write to read or read to write timings:

Figure96.



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.



5.3.3. Display Serial Interface Timing Characteristics (3-line SPI system)

Figure97.





Table47.

	Symbo	7		ma	Uni	
Signal	1	Parameter	min	X	t	Description
	tscycw	Serial Clock Cycle (Write)	10	-	ns	
		SCL "H" Pulse Width				
	tshw	(Write)	5	-	ns	
		SCL "L" Pulse Width				
SCL	tslw	(Write)	5	-	ns	
SOL	tscycr	Serial Clock Cycle (Read)	150	-	ns	
		SCL "H" Pulse Width				
	tshr	(Read)	60	-	ns	
		SCL "L" Pulse Width				
	tslr	(Read)	60	-	ns	
SDA/SDI	tsds	Data setup time (Write)	5	-	ns	
(Input)	tsdh	Data hold time (Write)	5	-	ns	
SDA/SD0(Outp						
)	tacc	Access time (Read)	10	-	ns	
	tscc	SCL-CSX	10	-	ns	
CSX	tchw	CSX "H" Pulse Width	10	-	ns	
USA	tcss		20	-	ns	
	tcsh	CSX-SCL Time	40	-	ns	

Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VDDB=2.5V to 3.3V, VSSB=VSSB=0V



Figure 98.







5.3.4. Display Serial Interface Timing Characteristics (4-line SPI system)

Figure 98.





Table48.

	Symbo			ma	Uni	
Signal	1	Parameter	min	X	t	Description
CSX	tcss	Chip select time (Write)	20	ı	ns	
	tcsh	Chip select hold time (Read)	40	-	ns	
SCL	twc	Serial Clock Cycle (Write)	10	-	ns	
	twrh	SCL "H" Pulse Width (Write)	5	-	ns	
	twrl	SCL "L" Pulse Width (Write)	5	-	ns	
	trc	Serial Clock Cycle (Read)	150	-	ns	
	trdh	SCL "H" Pulse Width (Read)	60	-	ns	
	trdl	SCL "L" Pulse Width (Read)	60	-	ns	
D/CX	tas	D/CX setup time	10	-	ns	
	tah	D/CX hold time (Write/Read)	10	-	ns	
SDA/SDI	tds	Data setup time (Write)	5	-	ns	
(Input)	tdh	Data hold time (Write)	5	-	ns	
SDA/SD0						
(Output)	tacc	Access time (Read)	10	1	ns	

Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VDDB=2.5V to 3.3V, AGND=VSS=0V



Figure99.







5.3.5. Parallel 18/16/6-bit RGB Interface Timing Characteristics

Figure 100.




Table49.

				ma	Uni	
Signal	Symbol	Parameter	min	x	t	Description
VSYNC/HSYN	tsyncs	VSYNC/HSYNC setup time	15	-	ns	
С	tsynch	VSYNC/HSYNC hold time	15	-	ns	
DE	tens	DE setup time	15	-	ns	
DE	tenh	DE hold time	15	-	ns	
D[17:0]	tpos	Data setup time	15	-	ns	18/16-bit bus
D[17:0]	tpdh	Date hold time	15	-	ns	RGB interface
	PWDH	DOTCLK high-level period	15	-	ns	mode
	PWDL	DOTCLK low-level period	15	-	ns	
DOTCLK	tcycd	DOTCLK cycle time	100	-	ns	
		DOTCLK,HSYNC,VSYNC				
	trgbr,trgbf	rise/fall time	-	15	ns	
VSYNC/HSYN	tsyncs	VSYNC/HSYNC setup time	15	-	ns	
С	tsynch	VSYNC/HSYNC hold time	15	-	ns	
DE	tens	DE setup time	15	-	ns	
DE	tenh	DE hold time	15	-	ns	
D[17:0]	tpos	Data setup time	15	-	ns	6-bit bus RGB
D[17:0]	tpdh	Date hold time	15	-	ns	interface
	PWDH	DOTCLK high-level pulse period	15	-	ns	mode
	PWDL	DOTCLK low-level pulse period	15	-	ns	
DOTCLK	tcycd	DOTCLK cycle time	100	-	ns	
		DOTCLK,HSYNC,VSYNC				
	trgbr,trgbf	rise/fall time	-	15	ns	

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VDDB=2.5V to 3.3V, AGND=VSS=0V



Figure 101.

