

STM32WL55xx STM32WL54xx

Multiprotocol LPWAN dual core 32-bit Arm[®] Cortex[®]-M4/M0+LoRa[®], (G)FSK, (G)MSK, BPSK, up to 256KB flash, 64KB SRAM

Datasheet - production data

Features


Includes ST state-of-the-art patented technology

Radio

- Frequency range: 150 MHz to 960 MHz
- Modulation: LoRa[®], (G)FSK, (G)MSK and BPSK
- RX sensitivity: –123 dBm for 2-FSK (at 1.2 Kbit/s), –148 dBm for LoRa[®] (at 10.4 kHz, spreading factor 12)
- Transmitter high output power, programmable up to +22 dBm
- Transmitter low output power, programmable up to +15 dBm
- Available integrated passive device (IPD) companion chips for optimized matching, filtering and balun, all in one very compact solution covering each package and each main use cases (22 dBm @ 915 MHz, 14 dBm @ 868 MHz, 17 dBm @ 490 MHz)
- Compliant with the following radio frequency regulations such as ETSI EN 300 220, EN 300 113, EN 301 166, FCC CFR 47 Part 15, 24, 90, and the Japanese ARIB STD-T30, T-67, T-108
- Compatible with standardized or proprietary protocols such as LoRaWAN[®], Sigfox[™], W-MBus and more (fully open wireless system-on-chip)

Ultra-low-power platform

- 1.8 V to 3.6 V power supply
- –40 °C to +105 °C temperature range
- Shutdown mode: 31 nA (V_{DD} = 3 V)
- Standby (+ RTC) mode: 360 nA (V_{DD} = 3 V)
- Stop2 (+ RTC) mode: 1.07 μA (V_{DD} = 3 V)



- Active-mode MCU: < 72 μA/MHz (CoreMark[®])
- Active-mode RX: 4.82 mA
- Active-mode TX: 15 mA at 10 dBm and 87 mA at 20 dBm (LoRa[®] 125 kHz)

Core

- 32-bit Arm[®] Cortex[®]-M4 CPU
 - Adaptive real-time accelerator (ART Accelerator) allowing 0-wait-state execution from flash memory, frequency up to 48 MHz, MPU and DSP instructions
 - 1.25 DMIPS/MHz (Dhrystone 2.1)
- 32-bit Arm®Cortex®-M0+ CPU
 - Frequency up to 48 MHz, MPU
 - 0.95 DMIPS/MHz (Dhrystone 2.1)

Security and identification

- Hardware encryption AES 256-bit
- True random number generator (RNG)
- Sector protection against read/write operations (PCROP, RDP, WRP)
- · CRC calculation unit
- Unique device identifier (64-bit UID compliant with IEEE 802-2001 standard)
- 96-bit unique die identifier
- Hardware public key accelerator (PKA)
- · Key management services
- Secure sub-GHz MAC layer
- Secure firmware update (SFU)
- Secure firmware install (SFI)

Supply and reset management

- High-efficiency embedded SMPS step-down converter
- SMPS to LDO smart switch
- Ultra-safe, low-power BOR (brownout reset) with 5 selectable thresholds
- Ultra-low-power POR/PDR
- Programmable voltage detector (PVD)
- V_{BAT} mode with RTC and 20x32-bit backup registers

Clock sources

- 32 MHz crystal oscillator
- TCXO support: programmable supply voltage
- 32 kHz oscillator for RTC with calibration
- High-speed internal 16 MHz factory trimmed RC (± 1 %)
- Internal low-power 32 kHz RC
- Internal multi-speed low-power 100 kHz to 48 MHz RC
- · PLL for CPU, ADC and audio clocks

Memories

2/150

- 256-Kbyte flash memory
- 64-Kbyte RAM
- 20x32-bit backup register
- Bootloader supporting USART and SPI interfaces
- OTA (over-the-air) firmware update capable
- · Sector protection against read/write operations

Rich analog peripherals (down to 1.62 V)

 12-bit ADC 2.5 Msps, up to 16 bits with hardware oversampling, conversion range up to 3.6 V

- 12-bit DAC, low-power sample-and-hold
- 2x ultra-low-power comparators

System peripherals

 Mailbox and semaphores for communication between Cortex[®]-M4 and Cortex[®]-M0+ firmware

Controllers

- 2x DMA controller (7 channels each) supporting ADC, DAC, SPI, I2C, LPUART, USART, AES and timers
- 2x USART (ISO 7816, IrDA, SPI)
- 1x LPUART (low-power)
- 2x SPI 16 Mbit/s (1 over 2 supporting I2S)
- 3x I2C (SMBus/PMBus[®])
- 2x 16-bit 1-channel timer
- 1x 16-bit 4-channel timer (supporting motor control)
- 1x 32-bit 4-channel timer
- 3x 16-bit ultra-low-power timer
- 1x RTC with 32-bit sub-second wakeup counter
- 1x independent SysTick
- 1x independent watchdog
- 1x window watchdog

Up to 43 I/Os, most 5 V-tolerant

Development support

- · Serial-wire debug (SWD), JTAG
- Dual CPU cross trigger capabilities

All packages ECOPACK2 compliant

Table 1. Device summary

Reference	Part number
STM32WL55xx	STM32WL55CC, STM32WL55JC
STM32WL54xx	STM32WL54CC, STM32WL54JC

STM32WL55/54xx Contents

Contents

1	Intro	duction		. 11
2	Desc	ription .		. 11
3	Func	tional o	verview	. 15
	3.1	Archited	cture	. 15
	3.2	Arm Co	ortex-M cores	. 15
	3.3	Adaptiv	re real-time memory accelerator (ART Accelerator)	. 15
	3.4	Memory	y protection unit (MPU)	. 16
	3.5	Memori	ies	. 16
		3.5.1	Embedded flash memory	16
		3.5.2	Embedded SRAM	17
	3.6	Security	y memory management	. 18
	3.7	Boot me	odes	. 18
	3.8	Global	security controller (GTZC)	. 19
	3.9	Sub-Gl	Hz radio	. 19
		3.9.1	Sub-GHz radio introduction	19
		3.9.2	Sub-GHz radio general description	19
		3.9.3	Transmitter	20
		3.9.4	Receiver	22
		3.9.5	RF-PLL	22
		3.9.6	Intermediate frequencies	23
		3.9.7	IPDs for STM32WL and reference designs	24
	3.10	Powers	supply management	. 25
		3.10.1	Power supply schemes	25
		3.10.2	Power supply supervisor	29
		3.10.3	Linear voltage regulator	29
		3.10.4	VBAT operation	30
	3.11	Low-po	wer modes	. 30
		3.11.1	Reset mode	36
	3.12	Periphe	eral interconnect matrix	. 36
	3.13	Reset a	and clock controller (RCC)	. 37
	3.14	Hardwa	are semaphore (HSEM)	. 40

4/150			DS13293 Rev 5	
5	Elect	rical ch	aracteristics	65
4	Pino	uts, pin	description and alternate functions	53
	3.33	Develor	oment support	52
		interfac	e (İ2S)	
	3.32	-	peripheral interface (SPI)/integrated-interchip sound	,
	3.31	•	wer universal asynchronous receiver transmitter (LPUAR	
	3.30		al synchronous/asynchronous receiver transmitter	49
	3.29	Inter-int	tegrated circuit interface (I2C)	48
	3.28		ne clock (RTC), tamper and backup registers	
		3.27.6	SysTick timer	
		3.27.5	System window watchdog (WWDG)	
		3.27.4	Independent watchdog (IWDG)	47
		3.27.3	Low-power timers (LPTIM1, LPTIM2 and LPTIM3)	47
		3.27.2	General-purpose timers (TIM2, TIM16, TIM17)	
		3.27.1	Advanced-control timer (TIM1)	
	3.27	Timer a	nd watchdog	46
	3.26	Public k	key accelerator (PKA)	46
	3.25	Advanc	ed encryption standard hardware accelerator (AES)	45
	3.24	True ra	ndom number generator (RNG)	45
	3.23	Compa	rator (COMP)	45
	3.22	Voltage	reference buffer (VREFBUF)	45
	3.21	Digital-t	to-analog converter (DAC)	44
		3.20.3	V _{BAT} battery voltage monitoring	44
		3.20.2	Internal voltage reference (V _{REFINT})	
		3.20.1	Temperature sensor	
	3.20	•	to-digital converter (ADC)	
	3.19	Cyclic r	edundancy check (CRC)	43
		3.18.2	Extended interrupt/event controller (EXTI)	42
		3.18.1	Nested vectored interrupt controller (NVIC)	
	3.18		ots and events	
	3.17		nemory access controller (DMA)	
	3.16		I-purpose inputs/outputs (GPIOs)	
	3.15	Inter-pr	ocessor communication controller (IPCC)	41

5.1	Param	eter conditions	65
	5.1.1	Minimum and maximum values	65
	5.1.2	Typical values	65
	5.1.3	Typical curves	65
	5.1.4	Loading capacitor	65
	5.1.5	Pin input voltage	65
	5.1.6	Power supply scheme	66
	5.1.7	Current consumption measurement	67
5.2	Absolu	ite maximum ratings	67
5.3	Operat	ting conditions	69
	5.3.1	Main performances	69
	5.3.2	General operating conditions	69
	5.3.3	Sub-GHz radio characteristics	71
	5.3.4	Operating conditions at power-up/power-down	78
	5.3.5	Embedded reset and power-control block characteristics	79
	5.3.6	Embedded voltage reference	80
	5.3.7	Supply current characteristics	81
	5.3.8	Wakeup time from low-power modes and voltage scaling transition times	99
	5.3.9	External clock source characteristics	101
	5.3.10	Internal clock source characteristics	104
	5.3.11	PLL characteristics	110
	5.3.12	Flash memory characteristics	110
	5.3.13	EMC characteristics	111
	5.3.14	Electrical sensitivity characteristics	113
	5.3.15	I/O current injection characteristics	114
	5.3.16	I/O port characteristics	114
	5.3.17	NRST pin characteristics	118
	5.3.18	Analog switches booster	119
	5.3.19	Analog-to-digital converter characteristics	120
	5.3.20	Temperature sensor characteristics	125
	5.3.21	V _{BAT} monitoring characteristics	126
	5.3.22	Voltage reference buffer characteristics	126
	5.3.23	Digital-to-analog converter characteristics	128
	5.3.24	Comparator characteristics	132
	5.3.25	Timers characteristics	133
	5.3.26	Communication interfaces characteristics	134

Contents STM32WL55/54xx

6	Pack	age information
	6.1	UFQFPN48 package information
	6.2	UFBGA73 package information
	6.3	Package thermal characteristics
7	Orde	ering information14
8	Impo	ortant security notice148
9	Revi	sion history

TY

STM32WL55/54xx List of tables

List of tables

Table 1.	Device summary	. 2
Table 2.	Main features and peripheral count	
Table 3.	Access status versus RDP level and execution mode	
Table 4.	Sub-GHz radio transmit high output power	21
Table 5.	FSK mode intermediate frequencies	
Table 6.	LoRa mode intermediate frequencies	
Table 7.	IPDs for STM32WL	
Table 8.	Functionalities depending on system operating mode	
Table 9.	Low-power mode summary	
Table 10.	MCU and sub-GHz radio operating modes	
Table 11.	Peripherals interconnect matrix	
Table 12.	DMA1 and DMA2 implementation	
Table 13.	Temperature sensor calibration values	
Table 14.	Internal voltage reference calibration values	
Table 15.	Timer features	46
Table 16.	I2C implementation	49
Table 17.	USART/LPUART features	50
Table 18.	SPI and SPI/I2S implementation	51
Table 19.	Legend/abbreviations used in the pinout table	54
Table 20.	STM32WL55/54xx pin definition	55
Table 21.	Alternate functions	61
Table 22.	Voltage characteristics	67
Table 23.	Current characteristics	68
Table 24.	Thermal characteristics	
Table 25.	Main performances at VDD = 3 V	69
Table 26.	General operating conditions	
Table 27.	Operating range of RF pads	71
Table 28.	Sub-GHz radio power consumption	
Table 29.	Sub-GHz radio power consumption in transmit mode	
Table 30.	Sub-GHz radio general specifications	
Table 31.	Sub-GHz radio receive mode specifications	
Table 32.	Sub-GHz radio transmit mode specifications	
Table 33.	Sub-GHz radio power management specifications	
Table 34.	Operating conditions at power-up/power-down	
Table 35.	Embedded reset and power-control block characteristics	
Table 36.	Embedded internal voltage reference	80
Table 37.	Current consumption in Run and LPRun modes on CPU1, CoreMark code with data	
	running from flash memory, ART enable (cache ON, prefetch OFF)	82
Table 38.	Current consumption in Run and LPRun modes on CPU1 and CPU2, CoreMark code	
	with data running from SRAM1	83
Table 39.	Current consumption in Run and LPRun modes on CPU1, CoreMark code	
-	with data running from SRAM1	84
Table 40.	Typical current consumption in Run and LPRun modes on CPU1, with different codes	
T-1-1- 44	running from flash memory, ART enable (cache ON, prefetch OFF)	85
Table 41.	Typical current consumption in Run and LPRun modes on CPU1,	
T-bl- 40	with different codes running from SRAM1	
Table 42.	Current consumption in Sleep and LPSleep modes on CPU1, flash memory ON	89
Table 43.	Current consumption in Sleep and LPSleep modes on CPU1 and CPU2,	



7/150

	flash memory ON	90
Table 44.	Current consumption in LPSleep mode on CPU1, flash memory in power-down	90
Table 45.	Current consumption in LPSIeep mode on CPU1 and CPU2,	
	flash memory in power-down	91
Table 46.	Current consumption in Stop 2 mode	
Table 47.	Current consumption during wakeup from Stop 2 mode	
Table 48.	Current consumption in Stop 1 mode	
Table 49.	Current consumption during wakeup from Stop 1 mode	
Table 50.	Current consumption in Stop 0 mode	
Table 51.	Current consumption during wakeup from Stop 0 mode	
Table 52.	Current consumption in Standby mode	
Table 53.	Current consumption during wakeup from Standby mode	
Table 54.	Current consumption in Shutdown mode	
Table 55.	Current consumption in VBAT mode	
Table 56.	Current under Reset condition	
Table 57.	Peripheral current consumption	
Table 58.	Low-power mode wakeup timings	
Table 59.	Regulator modes transition times	
Table 60.	HSE32 crystal requirements	
Table 61.	HSE32 oscillator characteristics	
Table 62.	HSE32 TCXO regulator characteristics	
Table 63.	Low-speed external user clock characteristics	
Table 64.	Low-speed external user clock characteristics – Bypass mode	
Table 65.	HSI16 oscillator characteristics	
Table 66.	MSI oscillator characteristics	
Table 67.	LSI oscillator characteristics	
Table 68.	PLL characteristics	
Table 69.	Flash memory characteristics	
Table 70.	Flash memory endurance and data retention	
Table 71.	EMS characteristics	
Table 72.	EMI characteristics	
Table 73.	ESD absolute maximum ratings	
Table 74.	Electrical sensitivities	
Table 75.	I/O current injection susceptibility	
Table 76.	I/O static characteristics	
Table 77.	Output voltage characteristics	
Table 78.	I/O AC characteristics	
Table 79.	NRST pin characteristics	
Table 80.	Analog switches booster characteristics	. 119
Table 81.	ADC characteristics	
Table 82.	Maximum ADC R _{AIN} values	
Table 83.	ADC accuracy	
Table 84.	TS characteristics	
Table 85.	V _{BAT} monitoring characteristics	
Table 86.	V _{BAT} charging characteristics	
Table 87.	VREFBUF characteristics	
Table 88.	DAC characteristics	
Table 89.	DAC accuracy	
Table 90.	COMP characteristics	
Table 91.	TIMx characteristics	
Table 92.	IWDG min/max timeout period at 32 kHz (LSI)	
Table 93.	Minimum I2CCLK frequency in all I2C modes	



STM32WL55/54xx List of tables

	I2C analog filter characteristics	
Table 95.	USART characteristics	135
Table 96.	SPI characteristics	136
Table 97.	Dynamic JTAG characteristics	139
Table 98.	Dynamic SWD characteristics	139
Table 99.	UFQFPN48 - Mechanical data	141
Table 100.	UFBGA73 - Mechanical data	143
Table 101.	UFBGA recommended PCB design rules (0.5 mm pitch BGA)	145
Table 102.	Package thermal characteristics	146
Table 103.	Document revision history	149



9/150

List of figures STM32WL55/54xx

List of figures

Figure 1.	STM32WL55/54xx block diagram	. 14
Figure 2.	Sub-GHz radio system block diagram	. 20
Figure 3.	High output power PA	. 21
Figure 4.	Low output power PA	
Figure 5.	IPDs for STM32WL	. 25
Figure 6.	Power-up/power-down sequence	. 27
Figure 7.	Power supply overview	. 27
Figure 8.	Supply configurations	. 28
Figure 9.	Clock tree	. 40
Figure 10.	UFQFPN48 pinout	. 53
Figure 11.	UFBGA73 pinout	. 54
Figure 12.	Pin loading conditions	65
Figure 13.	Pin input voltage	65
Figure 14.	Power supply scheme	66
Figure 15.	Current consumption measurement scheme	. 67
Figure 16.	VREFINT versus temperature	. 81
Figure 17.	Typical application with a 32.768 kHz crystal	103
Figure 18.	Low-speed external clock source AC timing diagram	104
Figure 19.	HSI16 frequency versus temperature	105
Figure 20.	Typical current consumption vs. MSI frequency	109
Figure 21.	I/O input characteristics - V _{IL} and V _{IH} on all I/Os	116
Figure 22.	Recommended NRST pin protection	119
Figure 23.	ADC accuracy characteristics	124
Figure 24.	Typical connection diagram when using the ADC	
	with FT/TT pins featuring analog switch function	
Figure 25.	VREFOUT_TEMP when VRS = 0	
Figure 26.	VREFOUT_TEMP when VRS = 1	
Figure 27.	12-bit buffered/non-buffered DAC	
Figure 28.	SPI timing diagram - Slave mode and CPHA = 0	
Figure 29.	SPI timing diagram - Slave mode and CPHA = 1	
Figure 30.	SPI timing diagram - Master mode	
Figure 31.	UFQFPN48 - Outline	
Figure 32.	UFQFPN48 - Recommended footprint	
Figure 33.	UFQFPN48 marking example (package top view)	
Figure 34.	UFBGA73 - Outline	
Figure 35.	UFBGA73 - Recommended footprint	
Figure 36.	UFBGA73 marking example (package top view)	145



STM32WL55/54xx Introduction

Introduction

This document provides information on the STM32WL55/54xx microcontrollers.

For information on the device errata with respect to the datasheet and reference manual, refer to the STM32WL55/54xx errata sheet (ES0500), available on the STMicroelectronics website www.st.com.

For information on the Arm^{®(a)} Cortex[®]-M4 and Cortex[®]-M0+ cores, refer respectively to the Cortex®-M4 Technical Reference Manual and to the Cortex®-M0+ Technical Reference Manual available from the www.arm.com website.

For information on LoRa® modulation, refer to the Semtech website (https://www.semtech.com/technology/lora).









2 **Description**

The STM32WL55/54xx long-range wireless and ultra-low-power devices embed a powerful and ultra-low-power LPWAN-compliant radio solution, enabling the following modulations: LoRa[®], (G)FSK, (G)MSK, and BPSK.

The LoRa® modulation is available in STM32WLx5xx only.

These devices are designed to be extremely low-power and are based on the high-performance Arm® Cortex®-M4 32-bit RISC core operating at a frequency of up to 48 MHz. This core implements a full set of DSP instructions. It is complemented by an Arm® Cortex®-M0+ microcontroller. Both cores implement an independent memory protection unit (MPU) that enhances the application security.

The devices embed high-speed memories (256-Kbyte flash memory, 64-Kbyte SRAM), and an extensive range of enhanced I/Os and peripherals.

The devices also embed several protection mechanisms for embedded flash memory and SRAM: readout protection, write protection and proprietary code readout protection.

In addition, the STM32WL55/54xx devices support the following secure services running on Arm® Cortex-M0+: unique boot entry capable, secure sub-GHz MAC layer, secure firmware update, secure firmware install and storage and management of secure keys.

These devices offer a 12-bit ADC, a 12-bit DAC low-power sample-and-hold, two ultra-low-power comparators associated with a high-accuracy reference voltage generator.

DS13293 Rev 5 11/150

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Description STM32WL55/54xx

The devices embed a low-power RTC with a 32-bit sub-second wakeup counter, one 16-bit single-channel timer, two 16-bit four-channel timers (supporting motor control), one 32-bit four-channel timer and three 16-bit ultra-low-power timers.

These devices also embed two DMA controllers (7 channels each) allowing any transfer combination between memory (flash memory, SRAM1 and SRAM2) and peripheral, using the DMAMUX1 for flexible DMA channel mapping.

The devices also feature the following standard and advanced communication interfaces: inter-processor communication controller (mailbox) and semaphores for communication between the two Arm[®] Cortex[®]-M cores, two USARTs (supporting LIN, smartcard, IrDA, modem control and ISO7816), one low-power UART (LPUART), three I2Cs (SMBus/PMBus), two SPIs (up to 16 MHz, one supporting I²S).

The operating temperature/voltage ranges are –40 °C to +105 °C (+85 °C with radio) from a 1.8 V to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

The devices integrate a high-efficiency SMPS step-down converter and independent power supplies for ADC, DAC and comparator analog inputs.

A V_{BAT} dedicated supply allows the LSE 32.768 kHz oscillator, the RTC and the backup registers to be backed up. The devices can maintain these functions even if the main V_{DD} is not present, through a CR2032-like battery, a supercap or a small rechargeable battery.

Table 2. Main features and peripheral count

	Feature	STM32WL55Cx STM32WL54Cx	STM32WL55Jx STM32WL54Jx	
CPU		Arm Cortex-M4 and Cortex-M0		
Maximum CPU frequenc	y (MHz)	48		
Flash memory density (K	(bytes)	25	56	
CDAM density (Khytes)	SRAM1	3	2	
SRAM density (Kbytes)	SRAM2	3	2	
	LoRa	Available on STM32WL55xx devices. Not available on STM32WL54xx devices		
Radio	(G)FSK			
	(G)MSK Tx	Yes		
	BPSK Tx			
Dadia DA	Low output power (up to 15 dBm)	Yes		
Radio PA	High output power (up to 22 dBm)			
	General purpose	4		
Timer	Low-power	3		
	SysTick			

STM32WL55/54xx Description

Table 2. Main features and peripheral count (continued)

	Feature	STM32WL55Cx STM32WL54Cx	STM32WL55Jx STM32WL54Jx	
	SPI/I ² S	2 (1 suppo	orting I ² S)	
Communication	I ² C	3	}	
interface	USART	2	2	
	LPUART	1		
Matabaa	Independent	1		
Watchdog	Window	1		
RTC (with wakeup co	unter)	1		
DMA (7 channels)		2	2	
Mailbox and semapho	ores	1		
	AES 256 bits	1		
	RNG	1		
	PKA	1		
	PCROP, RDP, WRP	1		
	CRC	1		
Security	64-bit UID compliant with IEEE 802-2001 standard	1		
	96-bit die ID	1		
	Storage and management of secure keys	1		
	Secure sub-GHz MAC layer	1		
	Secure firmware update	1		
	Secure firmware install	1		
Tamper pins		3		
Wakeup pins		3		
GPIOs		29	43	
ADC (number of char	nnels, ext + int)	1 (9 + 4)	1 (12 + 4)	
DAC (number of char	nnels)	1 (1)		
Internal VREFBUF		No Yes		
Analog comparator		2	2	
Operating voltage		1.8 to		
Ambient operating temperature		-40 °C to +105 °C / -40 °C to +85 °C (with radio) ⁽¹⁾		
Junction temperature		$-40~^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$ / $-40~^{\circ}\text{C}$ to +105 $^{\circ}\text{C}$ (with radio		
Package		UFQFPN48 UFBGA73 (7x7 mm) (5x5 mm)		

^{1.} Devices with suffix 6 operate up to 85 °C. Devices with suffix 7 can operate up to 105 °C except radio.

Description STM32WL55/54xx




Figure 1. STM32WL55/54xx block diagram

3 Functional overview

3.1 Architecture

The devices embed a sub-GHz RF subsystem that interfaces with a generic microcontroller subsystem using an Arm Cortex-M4 (called CPU1) and an Arm Cortex-M0+ (called CPU2).

An RF low-layer stack is needed and is to be run on CPU1 or CPU2, whereas the host application code is preferably run on CPU1.

The RF subsystem communication is done through an internal SPI interface.

All secure code must be run by CPU2.

3.2 Arm Cortex-M cores

With its embedded Arm cores, the STM32WL55/54xx devices are compatible with all Arm tools and software.

Figure 1 shows the general block diagram of the STM32WL55/54xx devices.

Arm Cortex-M4

The Arm Cortex-M4 is a processor for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The Arm Cortex-M4 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an Arm core in the memory size usually associated with 8- and 16-bit devices.

This processor supports a set of DSP instructions that allow efficient signal processing and complex algorithm execution.

Arm Cortex-M0+

The Arm Cortex-M0+ is an entry-level processor for embedded systems. It has been developed to provide lowest power consumption in the Cortex-M family, while delivering good computation performance and response to interrupts.

The Arm Cortex-M0+ 32-bit RISC processor features good code-efficiency with ultra-low power consumption in the memory size usually associated with 8-bit and 16-bit devices.

3.3 Adaptive real-time memory accelerator (ART Accelerator)

The ART Accelerator is a memory accelerator that is optimized for STM32 industry-standard Arm Cortex-M4 processor. The ART Accelerator balances the inherent performance advantage of the Arm Cortex-M4 over flash memory technologies, that normally require the processor to wait for the flash memory at higher frequencies.

To release the processor near 60 DMIPS performance at 48 MHz, the ART Accelerator implements an instruction prefetch queue and branch cache, that increases the program execution speed from the 64-bit flash memory. Based on CoreMark benchmark, the

4

DS13293 Rev 5 15/150

performance achieved thanks to the ART Accelerator is equivalent to 0 wait state program execution from flash memory at a CPU frequency up to 48 MHz.

3.4 Memory protection unit (MPU)

The memory protection unit (MPU) is used to manage the CPU1 and CPU2 accesses to memory, to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to eight protected areas that can in turn be divided up into eight subareas. The protection area sizes are between 32 bytes and the whole 4 Gbytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code must be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.5 Memories

3.5.1 Embedded flash memory

The flash memory interface manages the accesses from CPU1 AHB ICode/DCode and CPU2 AHB Sbus to the flash memory. It implements the access, the erase and program flash memory operations, and the read and write protection.

The main features of the flash memory are listed below:

- Memory organization: 1 bank
 - main memory: up to 256 Kbytes
 - page size: 2 Kbytes
- 72-bit wide data read (64 bits plus 8 ECC bits)
- 72-bit wide data write (64 bits plus 8 ECC bits)
- Page erase and mass erase

Flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
 - Level 0: no readout protection
 - Level 1: memory readout protection. The flash memory cannot be read from or written to if either debug features are connected, boot in SRAM or bootloader is selected.
 - Level 2: chip readout protection. Debug features (JTAG and serial wire), boot in SRAM and bootloader selection are disabled (JTAG fuse). This selection can only be reverted by the secure CPU2.

Area	RDP level	User execution		Debug, boot from SRAM or boot from system memory (loader)			
	ievei	Read	Write	Erase	Read	Write	Erase
Main mamon	1	Yes	Yes	Yes	No	No	No
Main memory	2	Yes	Yes	Yes	NA	NA	NA
System memory	1	Yes	No	No	Yes	No	No
	2	Yes	No	No	NA	NA	NA
Ontion bytes	1	Yes	Yes	Yes	Yes	Yes	Yes
Option bytes	2	Yes	No ⁽¹⁾	No ⁽¹⁾	NA	NA	NA
Danis and sintern	1	Yes	Yes	NA ⁽²⁾	No	No	NA ⁽²⁾
Backup registers	2	Yes	Yes	NA	NA	NA	NA
CDAM2	1	Yes	Yes	Yes ⁽²⁾	No	No	No ⁽²⁾
SRAM2	2	Yes	Yes	Yes	NA	NA	NA

Table 3. Access status versus RDP level and execution mode

- Write protection (WRP): the protected area is protected against erasing and programming. Two areas can be selected, with 4-Kbyte granularity.
- Proprietary code readout protection (PCROP): two parts of the flash memory can be protected against read and write from third parties. The protected area is execute-only: it can only be reached by the STM32 CPU1/2, as an instruction code, while all other accesses (DMA, debug and CPU1/2 data read, write and erase) are strictly prohibited. Two areas can be selected, with 2-Kbyte granularity. An additional option bit (PCROP_RDP) is used to select if the PCROP area is erased or not when the RDP protection is changed from Level 1 to Level 0.

A section of the flash memory can be secured for CPU2, and, in that case, cannot be accessed by CPU1.

The whole non-volatile memory embeds the error correction code (ECC) feature supporting:

- single error detection and correction
- double error detection
- address of the ECC fail can be read in the FLASH_ECCR register

The embedded flash memory is shared between CPU1 and CPU2 on a time sharing basis. A dedicated hardware mechanism allows both CPUs to suspend write/erase operations.

3.5.2 Embedded SRAM

The devices feature up to 64 Kbytes of embedded SRAM, split in two blocks:

- SRAM1: up to 32 Kbytes mapped at address 0x2000 0000
- SRAM2: up to 32 Kbytes located at address 0x2000 8000 (contiguous to SRAM1 in case of SRAM1 32-Kbyte configuration), also mirrored at 0x1000 0000, with hardware parity check (this SRAM can be retained in Standby mode)

The SRAMs can be accessed in read/write with 0 wait states for all CPU1/2 clock speeds.



DS13293 Rev 5 17/150

^{1.} The option byte can be modified by the sub-GHz radio.

^{2.} Erased when RDP changes from Level 1 to Level 0.

3.6 Security memory management

The devices contain many security blocks both for the sub-GHz MAC layer and the Host application, such as:

- securable RNG
- customer keys storage
- secure flash memory partition for CPU2 only access
- secure SRAM partition, that can be accessed only by CPU2
- securable sub-GHz radio sub-system
- securable DMA channels
- securable AES: 128-and 256-bit AES, supporting ECB, CBC, CTR, GCM, GMAC and CCM chaining modes
- securable PKA:
 - modular arithmetic including exponentiation with maximum modulo size of 3136 bits
 - elliptic curves over prime field scalar multiplication, ECDSA signature, ECDSA verification with maximum modulo size of 521 bits
- cyclic redundancy check calculation unit (CRC)

3.7 Boot modes

At startup, BOOT0 pin and BOOT1 option bit are used to select one of the following boot options:

- Boot from user flash memory
- Boot from boot system memory (where embedded bootloader is located)
- Boot from embedded SRAM
- Boot from system memory (where the embedded SFI is located)

The bootloader makes possible to download code from USART or SPI.

If the boot selection uses the BOOT0 pin to boot from the main flash memory, but the first flash memory location is found empty, the flash empty check mechanism forces boot from the system memory (containing the embedded bootloader). Then, due to the bootloader activation, some of the GPIOs are reconfigured from the high-Z state. Refer to the application note *STM32 microcontroller system memory boot mode* (AN2606) for more details concerning the bootloader and GPIOs configuration.

This feature can be disabled by configuring the option bytes (instead of BOOT0 pin) to force boot from the main flash memory (nSWBOOT0 = 0, nBOOT0 = 1).

3.8 Global security controller (GTZC)

The GTZC includes the following sub-blocks:

TZSC: security controller

This sub-block defines the secure/privileged state of slave peripherals. It also controls the unprivileged area size for the watermark memory peripheral controller (MPCWM).

TZIC: security illegal access controller

This sub-block gathers all illegal access events in the system and generates a secure interrupt towards the secure CPU2 NVIC.

These sub-blocks are used to configure the system security and privilege such as:

- on-chip flash memory and RAM with programmable privileged protection on both secure and non-secure memory areas
- AHB and APB peripherals with programmable security and/or privileged access

3.9 Sub-GHz radio

3.9.1 Sub-GHz radio introduction

The sub-GHz radio is an ultra-low-power sub-GHz radio operating in the 150 - 960 MHz ISM band. LoRa and (G)FSK modulations in transmit and receive, and BPSK/(G)MSK in transmit only, allow an optimal trade-off between range, data rate and power consumption. This sub-GHz radio is compliant with the LoRaWAN® specification v1.0 and radio regulations such as ETSI EN 300 220, EN 300 113, EN 301 166, FCC CFR 47 part 15, 24, 90, 101 and the ARIB STD-T30, T-67, T-108.

The sub-GHz radio consists of:

- an analog front-end transceiver, capable of outputting up to + 15 dBm maximum power on its RFO_LP pin and up to + 22 dBm maximum power on RFO_HP pin
- a digital modem bank providing the following modulation schemes:
 - LoRa Rx/Tx with bandwidth (BW) from 7.8 500 kHz, spreading factor (SF)
 5 12, bit rate (BR) from 0.013 to 17.4 Kbit/s (real bitrate)
 - FSK and GFSK Rx/Tx with BR from 0.6 to 300 Kbit/s
 - (G)MSK Tx with BR from 0.1 to 10 Kbit/s
 - BPSK Tx only with bitrate for 100 and 600 bit/s
- a digital control including all data processing and sub-GHz radio configuration control
- a high-speed clock generation

3.9.2 Sub-GHz radio general description

The sub-GHz radio provides an internal processing unit to handle communication with the system CPU. Communication is handled by commands sent over the SPI interface, and a set of interrupts is used to signal events. BUSY information signals operation activity and is used to indicate when the sub-GHz radio commands cannot be received.

4

DS13293 Rev 5 19/150

The block diagram of the sub-GHz radio system is shown in the figure below.




Figure 2. Sub-GHz radio system block diagram

3.9.3 Transmitter

20/150

The transmit chain comprises the modulated output from the modem, that directly modulates the RF-PLL. An optional pre-filtering of the bit stream can be enabled to reduce the power in the adjacent channel also dependent on the selected modulation scheme. The modulated signal from the RF-PLL directly drives the high output power PA (HP PA) or low output power PA (LP PA). The transmitted packet payload size depends on the modulation scheme.

Transmitter high output power

Transmit high output power up to + 22 dBm, is supported through the RFO_HP RF pin.

DS13293 Rev 5

For this, the REG PA must be supplied directly from V_{DD} on VDDSMPS pin, as shown in the figure below.

The output power range is programmable in 32 steps of \sim 1 dB. The power amplifier ramping timing is also programmable. This allows adaptation to meet radio regulation requirements.




Figure 3. High output power PA

The table below gives the maximum transmit output power versus the V_{DDPA} supply level.

 V_{DDPA} supply (V)
 Transmit output power (dBm)

 3.3
 + 22

 2.7
 + 20

 2.4
 + 19

 1.8
 + 16

Table 4. Sub-GHz radio transmit high output power

Transmitter low output power

The transmit low output power up to + 15 dBm on full V_{DD} range (1.8 to 3.6 V), is supported through the RFO_LP RF pin. For this, the REG PA must be supplied from the regulated V_{FBSMPS} supply at 1.55 V, as shown in the figure below.

The output power range is programmable in 32 steps of ~1 dB. The power amplifier ramping timing is also programmable. This allows adaptation to meet radio regulation requirements.

57

DS13293 Rev 5 21/150




Figure 4. Low output power PA

3.9.4 Receiver

The receive chain comprises a differential low-noise amplifier (LNA), a down-converter to low-IF by mixer operation in quadrature configuration. The I and Q signals are low pass filtered and a $\Sigma\Delta$ ADC converts them into the digital domain. In the digital modem, the signals are decimated, further down converted and channel filtered. The demodulation is done according to the selected modulation scheme.

The down mixing to low-IF is done by mixing the receive signal with the local RF-PLL located in the negative frequency, where $-f_{lo} = -f_{rf} + -f_{if}$. (where f_{lo} is the local RF-PLL frequency, f_{rf} is the received signal and f_{if} is the intermediate frequency). The wanted signal is located at $f_{rf} = f_{lo} + f_{if}$.

The receiver features automatic I and Q calibration, that improves image rejection. The calibration is done automatically at startup before using the receiver, and can be requested by command.

The receiver supports LoRa, (G)MSK and (G)FSK modulations. The received packet payload size depends on the modulation scheme.

3.9.5 RF-PLL

The RF-PLL is used as the frequency synthesizer for the generation of the local oscillator frequency (f_{lo}) for both transmit and receive chains. The RF-PLL uses auto calibration and uses the 32 MHz HSE32 reference. The sub-GHz radio covers all continuous frequencies in the range between 150 to 960 MHz.

3.9.6 Intermediate frequencies

The sub-GHz radio receiver operates mostly in low-IF configuration, except for specific high-bandwidth settings.

Table 5. FSK mode intermediate frequencies

Setting name	Bandwidth (kHz)	f _{if} (kHz)				
RX_BW_467	467.0					
RX_BW_234	234.3					
RX_BW_117	117.3					
RX_BW_58	58.6	250				
RX_BW_29	29.3					
RX_BW_14	14.6					
RX_BW_7	7.3					
RX_BW_373	373.6					
RX_BW_187	187.2					
RX_BW_93	93.8					
RX_BW_46	46.9 200					
RX_BW_23	23.4					
RX_BW_11	11.7					
RX_BW_5	5.8					
RX_BW_312	312.0					
RX_BW_156	156.2					
RX_BW_78	78.2					
RX_BW_39	39.0	167				
RX_BW_19	19.5					
RX_BW_9	9.7					
RX_BW_4	4.8					

Table 6. LoRa mode intermediate frequencies

Setting name	Bandwidth (kHz)	f _{if} (kHz)
LORA_BW_500	500	0
LORA_BW_250	250	
LORA_BW_125	125	250
LORA_BW_62	62.5	
LORA_BW_41	41.67	167
LORA_BW_31	31.25	250
LORA_BW_20	20.83	167

Table 6. LoRa mode intermediate frequencies (continued)

Setting name	Bandwidth (kHz)	f _{if} (kHz)
LORA_BW_15	15.63	250
LORA_BW_10	10.42	167
LORA_BW_7	7.81	250

3.9.7 IPDs for STM32WL and reference designs

For reference designs covering different packages and performance, cost and complexity trade-offs, refer to the data brief *STM32WL reference designs* (DB4597).

The table below lists the IPD variants used to optimize main use cases in term of maximum output power, frequency range, and PCB characteristics of the target board.

Table 7. IPDs for STM32WL

IPD	Power Frequency	PCB # of layers	MCU package	STM32WL part number
BALFHB-WL-01D3	00 ID	4	UFBGA73	STM32WL54JC, STM32WL55JC
BALFHB-WL-02D3	22 dBm 915 MHz	4	UFQFPN48	STM32WL54CC, STM32WL55CC
BALFHB-WL-03D3		2	UFQFPN48	STM32WL54CC, STM32WL55CC
BALFHB-WL-04D3		4	UFBGA73	STM32WL54JC, STM32WL55JC
BALFHB-WL-05D3	15 dBm 868 915 MHz	4	UFQFPN48	STM32WL54CC, STM32WL55CC
BALFHB-WL-06D3	000_0 10 1111 12	2	UFQFPN48	STM32WL54CC, STM32WL55CC
BALFLB-WL-07D3	1	4	UFBGA73	STM32WL54JC, STM32WL55JC
BALFLB-WL-08D3	17 dBm 490 MHz	4	UFQFPN48	STM32WL54CC, STM32WL55CC
BALFLB-WL-09D3	.55 111112	2	UFQFPN48	STM32WL54CC, STM32WL55CC




Figure 5. IPDs for STM32WL

3.10 Power supply management

The devices embed two different regulators: one LDO and one DC/DC (SMPS). The SMPS can be optionally switched-on by software to improve the power efficiency. As LDO and SMPS operate in parallel, the SMPS switch-on is transparent to the user and only the power efficiency is affected.

3.10.1 Power supply schemes

The devices require a V_{DD} operating voltage supply between 1.8 V and 3.6 V. Several independent supplies (V_{DDSMPS} , V_{FBSMPS} , V_{DDA} , V_{DDRF}) can be provided for specific peripherals:

• V_{DD} = 1.8 V to 3.6 V

 V_{DD} is the external power supply for the I/Os, the system analog blocks such as reset, power management, internal clocks and low-power regulator. It is provided externally through VDD pins.

V_{DDSMPS} = 1.8 V to 3.6 V

 V_{DDSMPS} is the external power supply for the SMPS step-down converter. It is provided externally through VDDSMPS supply pin and must be connected to the same supply as V_{DD} .

V_{FBSMPS} = 1.45 V to 1.62 V (1.55 V typical)

V_{FBSMPS} is the external power supply for the main system regulator. It is provided externally through VFBSMPS pin and is supplied through the SMPS step-down

4

DS13293 Rev 5 25/150

converter.

 V_{DDA} = 0 V to 3.6 V (DAC minimum voltage is 1.71 V without buffer and 1.8 V with buffer. COMP and ADC minimum voltage is 1.62 V. VREFBUF minimum voltage is 2.4 V)

 V_{DDA} is the external analog power supply for A/D converters, D/A converters, voltage reference buffer, and comparators. The V_{DDA} voltage level is independent from the V_{DD} voltage (see power-up and power-down limitations below) and must preferably be connected to V_{DD} when these peripherals are not used.

V_{DDRF} = 1.8 V to 3.6 V

V_{DDRF} is an external power supply for the radio. It is provided externally through the VDDRF pin and must be connected to the same supply as V_{DD}.

V_{DDRF1V5} = 1.45 V to 1.62 V

V_{DDRF1V5} is an external power supply for the radio. It is provided externally through the VDDRF1V5 pin and must be connected externally to VFBSMPS.

V_{BAT} = 1.55 V to 3.6 V

 V_{BAT} is the power supply for RTC, TAMP, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

VREF-, VREF+

V_{REF+} is the input reference voltage for ADC and DAC. It is also the output of the internal voltage reference buffer when enabled.

- When V_{DDA} < 2 V, V_{REF+} must be equal to V_{DDA}.
- When V_{DDA} ≥ 2 V, V_{REF+} must be between 2 V and V_{DDA}.

 V_{REF+} can be grounded when ADC/DAC is not active. The internal voltage reference buffer supports the following output voltages, configured with VRS bit in the VREFBUF CSR register:

- V_{REF+} around 2.048 V: this requires V_{DDA} ≥ 2.4 V.
- V_{REF+} around 2.5 V: this requires V_{DDA} ≥ 2.8 V.

During power up and power down, the following power sequence is required:

- When V_{DD} < 1 V other power supplies (V_{DDA}) must remain below V_{DD} + 300 mV.
 During power down, V_{DD} can temporarily become lower then other supplies only if the energy provided to the device remains below 1 mJ. This allows external decoupling capacitors to be discharged with different time constants during this transient phase.
- 2. When $V_{DD} > 1$ V, all other power supplies (V_{DDA}) become independent.

An embedded linear voltage regulator is used to supply the internal digital power V_{CORE} . V_{CORE} is the power supply for digital peripherals, SRAM1 and SRAM2. The flash memory is supplied by V_{CORE} and V_{DD} . V_{CORE} is split in two parts: V_{DDO} part and an interruptible part V_{DDI} .




Figure 6. Power-up/power-down sequence

Note:

 V_{DD} , V_{DDRF} and V_{DDSMPS} must be wired together, so they can follow the same voltage sequence.




Figure 7. Power supply overview

The different supply configurations are shown in the figure below.

 $V_{D\underline{D}}$ V_{DD} V_{DDSMPS} V_{DDSMPS} V_{LXSMPS} V_{LXSMPS} LDO/SMPS LDO/SMPS $V_{\text{FBS}MPS}$ V_{FBSMPS} V_{DDRF1V5} V_{DDRF1V5} MR **LPR** MR **LPR** RF RF LDO **LDO** LDO/SMPS supply LDO supply MSv50974V1

Figure 8. Supply configurations

The LDO or SMPS step-down converter operating mode can be configured by one of the following:

- by the MCU using the SMPSEN setting in PWR control register 5 (PWR_CR5), that depends upon the MCU system operating mode (Run, Stop, Standby or Shutdown).
- by the sub-GHz radio using SetRegulatorMode() command and the sub-GHz radio operating mode (Sleep, Calibrate, Standby, Standby with HSE32 or Active).

After any POR and NRST reset, the LDO mode is selected. The SMPS selection has priority over LDO selection.

While the sub-GHz radio is in Standby with HSE32 or in Active mode, the supply mode is not altered until the sub-GHz radio enters Standby or Sleep mode. The sub-GHz radio activity may add a delay for entering the MCU software requested supply mode.

The LDO or SMPS supply mode can be checked with the SMPSRDY flag in power status register 2 (PWR_SR2).

Note:

When the radio is active, the supply mode is not changed until after the radio activity is finished.

During Stop 1, Stop 2 and Standby modes, when the sub-GHz radio is not active, the LDO or SMPS step-down converter is switched off. When exiting low-power modes (except Shutdown), the SMPS step-down converter is set by hardware to the mode selected by the SMPSEN bit in PWR control register 5 (PWR_CR5). SMPSEN is retained in Stop and Standby modes.

Independently from the MCU software selected supply operating mode, the sub-GHz radio allows the supply mode selection while the sub-GHz radio is active (thanks to the sub-GHz radio SetRegulatorMode() command).

The maximum load current delivered by the SMPS can be selected by the sub- GHz radio SUBGHZ_SMPSC2R register.

The inrush current of the LDO and SMPS step-down converter can be controlled via the sub- GHz radio SUBGHZ_PCR register. This information is retained in all but the sub-GHz radio Deep-sleep mode.

The SMPS needs a clock to be functional. If for any reason this clock stops, the device may be destroyed. To avoid this situation, a clock detection is used to, in case of a clock failure, switch off the SMPS and enable the LDO. The SMPS clock detection is enabled by the sub-GHz radio SUBGHZ_SMPSCOR.CLKDE. By default, the SMPS clock detection is disabled and must be enabled before enabling the SMPS.

Danger: Before enabling the SMPS, the SMPS clock detection must be enabled in the sub-GHz radio SUBGHZ SMPSC0R.CLKDE.

3.10.2 Power supply supervisor

The devices integrate a power-on reset/power-down reset, coupled with a Brownout reset (BOR) circuitry.

BOR0 level cannot be disabled. Other BOR levels can be enabled by user option. When enabled, BOR is active in all power modes except in Shutdown

Five BOR thresholds can be selected through option bytes.

During power-on, BOR keeps the device under reset until the supply voltage V_{DD} reaches the specified V_{BORx} threshold:

- When V_{DD} drops below the selected threshold, a device reset is generated.
- When V_{DD} is above the V_{BORx} upper limit, the device reset is released and the system can start.

The devices feature an embedded PVD (programmable voltage detector) that monitors the V_{DD} power supply and compares it with the V_{PVD} threshold. An interrupt can be generated when V_{DD} drops below the V_{PVD} threshold and/or when V_{DD} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state.

The PVD is enabled by software and can be configured to monitor the V_{DD} supply level needed for the sub-GHz radio operation. For this, the PVD must select its lowest threshold, and the PVD and the wakeup must be enabled by the EWPVD bit in PWR_CR3 register. Only a voltage drop below the PVD level generates a wakeup event.

In addition, the devices embed a PVM (peripheral voltage monitor) that compares the independent supply voltage V_{DDA} with a fixed threshold to ensure that the peripheral is in its functional supply range.

Finally, a radio end-of-life monitor provides information on the V_{DD} supply when V_{DD} is too low to operate the sub-GHz radio. When reaching the EOL level, the software must stop all radio activity in a safe way.

3.10.3 Linear voltage regulator

Two embedded linear voltage regulators supply all the digital circuitries, except for the Standby circuitry and the Backup domain. The main regulator (MR) output voltage (V_{CORE}) can be programmed by software to two different power ranges (range 1 and range 2), to optimize the consumption depending on the system maximum operating frequency.



DS13293 Rev 5 29/150

The voltage regulators are always enabled after a reset. Depending on the application modes, the V_{CORE} supply is provided either by the main regulator or by the low-power regulator (LPR).

When MR is used, a dynamic voltage scaling is proposed to optimize power as follows:

range 1: high-performance range

The system clock frequency can be up to 48 MHz. The flash memory access time for read access is minimum. Write and erase operations are possible.

range 2: low-power range

The system clock frequency can be up to 16 MHz. The flash memory access time for a read access is increased as compared to range 1. Write and erase operations are possible.

Note: MR is supplied by V_{DD} during power-on or at wakeup from Stop1, Stop2, Standby or Shutdown mode. MR is powered by LDO/SMPS after these transition phases.

3.10.4 VBAT operation

The VBAT pin is used to power the device V_{BAT} domain (RTC, LSE and backup registers) from an external battery, an external super-capacitor, or from V_{DD} when no external battery nor an external super-capacitor are present. Three anti-tamper detection pins are available in VBAT mode.

VBAT operation is automatically activated when V_{DD} is not present.

An internal V_{BAT} battery charging circuit is embedded and can be activated when V_{DD} is present.

Note: When the microcontroller is supplied only from V_{BAT}, external interrupts and RTC alarm/events do not exit it from VBAT operation.

3.11 Low-power modes

The devices support several low-power modes to achieve the best compromise between low-power consumption, short startup time, available peripherals and available wakeup sources.

By default, the microcontroller is in Run mode, range 1, after a system or a power-on reset. It is up to the user to select one of the low-power modes described below:

- **Sleep mode**: CPU clock off, all peripherals including CPU core peripherals (among them NVIC, SysTick) can run and wake up the CPU when an interrupt or an event occurs.
- **Low-power run mode (LPRun)**: when the system clock frequency is reduced below 2 MHz. The code is executed from the SRAM or from the flash memory. The regulator is in low-power mode to minimize the operating current.
- Low-power sleep mode (LPSleep): entered from the LPRun mode.
- Stop 0 and Stop 1 modes: the content of SRAM1, SRAM2 and of all registers is retained. All clocks in the V_{CORE} domain are stopped. PLL, MSI, HSI16 and HSE32 are disabled. LSI and LSE can be kept running.

RTC can remain active (Stop mode with RTC, Stop mode without RTC). The sub-GHz radio may remain active independently from the CPUs.

Some peripherals with the wakeup capability can enable HSI16 RC during the Stop

47/

mode to detect their wakeup condition.

Stop 1 offers the largest number of active peripherals and wakeup sources, a smaller wakeup time but a higher consumption compared with Stop 2.

In Stop 0 mode, the main regulator remains on, resulting in the fastest wakeup time but with much higher consumption. The active peripherals and wakeup sources are the same as in Stop 1 mode that uses the low-power regulator.

The system clock, when exiting Stop 0 or Stop 1 mode, can be either MSI up to 48 MHz or HSI16, depending on the software configuration.

• **Stop 2 mode**: part of the V_{CORE} domain is powered off. Only SRAM1, SRAM2, CPUs and some peripherals preserve their contents (see *Table 8*).

All clocks in the V_{CORE} domain are stopped. PLL, MSI, HSI16 and HSE32 are disabled. LSI and LSE can be kept running.

RTC can remain active (Stop 2 mode with RTC, Stop 2 mode without RTC). The sub-GHz radio may also remain active independent from the CPUs.

Some peripherals with the wakeup capability can enable HSI16 RC during the Stop 2 mode to detect their wakeup condition (see *Table 8*).

The system clock when exiting from Stop 2 mode, can be either MSI up to 48 MHz or HSI16, depending on the software configuration.

- Standby mode: V_{CORE} domain is powered off. However, it is possible to preserve the SRAM2 content as detailed below:
 - Standby mode with SRAM2 retention when the RRS bit is set in the PWR control register 3 (PWR_CR3). In this case, SRAM2 is supplied by the low-power regulator.
 - Standby mode when the RRS bit is cleared in the PWR control register 3 (PWR_CR3). In this case the main regulator and the low-power regulator are powered off.

All clocks in the V_{CORE} domain are stopped. PLL, MSI, HSI16 and HSE32 are disabled. LSI and LSE can be kept running.

Th RTC can remain active (Standby mode with RTC, Standby mode without RTC). The sub-GHz radio and the PVD may also remain active when enabled independent from the CPUs. In Standby mode, the PVD selects its lowest level.

The system clock, when exiting Standby modes, is MSI at 4 MHz.

 Shutdown mode: V_{CORE} domain is powered off. All clocks in the V_{CORE} domain are stopped. PLL, MSI, HSI16, LSI and HSE32 are disabled. LSE can be kept running. The system clock when exiting the Shutdown mode, is MSI at 4 MHz. In this mode, the supply voltage monitoring is disabled and the product behavior is not guaranteed in case of a power voltage drop.



DS13293 Rev 5 31/150

The table below summarizes the peripheral features over all available modes. Wakeup capability is detailed in gray cells.

Table 8. Functionalities depending on system operating mode⁽¹⁾

					Sto	р0	Sto	р 1	Sto	p 2	Stan	dby	Shu	tdown	
Peripheral	Run	Sleep	LPRun	LPSleep	-	Wakeup capability	-	Wakeup capability	VBAT						
CPU1	Υ	R	Υ	R	R	-	R	-	R	-	-	-	-	-	-
CPU2	Υ	R	Υ	R	R	-	R	-	R	-	1	-	-	-	-
Sub-GHz radio system	0	0	0	0	0	0	0	0	0	0	0	0	-	-	-
Flash memory (256 Kbytes)	Υ	O ⁽²⁾	O ⁽³⁾	O ⁽²⁾ (3)	R	-	R	-	R	-	R	-	R	-	R
Flash memory interface	Υ	Υ	Υ	Υ	R	-	R	-	R	-	ı		ı	-	-
SRAM1	Υ	O ⁽²⁾	Υ	O ⁽²⁾	R	-	R	-	R	-	ı		ı	-	-
SRAM2	Υ	O ⁽²⁾	Υ	O ⁽²⁾	R	-	R	-	R		O ⁽⁴⁾		-	1	-
Backup registers	Υ	Υ	Υ	Υ	R	-	R	-	R	-	R	-	R	-	R
Brownout reset (BOR)	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	-	-	-
Programmable voltage detector (PVD)	0	0	0	0	0	0	0	0	0	0	O ⁽⁵⁾	O ⁽⁵⁾	-	1	-
Peripheral voltage monitor (PVM3)	0	0	0	0	0	0	0	0	0	0	-	-	-	-	-
DMAx (x = 1, 2)	0	0	0	0	R	-	R	-	1	-	ı	-	-	-	-
DMAMUX1	0	0	0	0	R	-	R	-	-	-	-	-	-	-	-
High-speed internal (HSI16)	0	0	0	0	O ⁽⁶⁾	-	O ⁽⁶⁾	-	O ⁽⁶⁾	-	1	-	-	-	-
High-speed external (HSE32)	0	0	O ⁽⁷⁾	O ⁽⁷⁾	O ⁽⁷⁾	-	-	-	-						
Low-speed internal (LSI)	0	0	0	0	0	-	0	-	0	-	0	-	-	-	-
Low-speed external (LSE)	0	0	0	0	0	-	0	-	0	-	0	-	0	-	0
Multi-speed internal (MSI)	0	0	0	0	0	-	0	-	0	-	-	-	-	-	-
Clock security system (CSS)	0	0	0	0	R	-	R	-	-	-	-	-	-	-	-
Clock security system on LSE	0	0	0	0	0	0	0	0	0	0	0	0	-	-	-
RTC/auto wakeup	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Number of tamper pins	3	3	3	3	3	0	3	0	3	0	3	0	3	0	3
USARTx (x= 1, 2)	0	0	0	0	O ⁽⁸⁾	O ⁽⁸⁾	O ⁽⁸⁾	O ⁽⁸⁾	-	-	-	-	-	-	-
Low-power UART (LPUART1)	0	0	0	0	O ⁽⁸⁾	O ⁽⁸⁾	O ⁽⁸⁾	O ⁽⁸⁾	O ⁽⁸⁾	O ⁽⁸⁾	-	-	-	-	-
I2Cx (x = 1, 2)	0	0	0	0	O ⁽⁹⁾	O ⁽⁹⁾	O ⁽⁹⁾	O ⁽⁹⁾	-	-	-	-	-	-	-
I2C3	0	0	0	0	O ⁽⁹⁾	O ⁽⁹⁾	O ⁽⁹⁾	O ⁽⁹⁾	O ⁽⁹⁾	O ⁽⁹⁾	-	-	-	-	-

Table 8. Functionalities depending on system operating mode⁽¹⁾ (continued)

Table 8. Functionalities depending						on system operating mode					, , , , , , , , , , , , , , , , , , , 				
					Sto	р 0	Sto	p 1	Sto	p 2	Star	ndby	Shu	tdown	
Peripheral	Run	Sleep	LPRun	LPSleep	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	VBAT
SPI1	0	0	0	0	R	-	R	-	-	-	-	-	-	-	-
SUBGHZSPI	0	0	0	0	R	-	R	-	-	-	-	-	-	-	-
SPI2S2	0	0	0	0	R	-	R	-	-	-	-	-	-	-	-
ADC	0	0	0	0	R	-	R	-	-	-	-	-	-	-	-
DAC	0	0	0	0	R	-	R	-	-	-	-	-	-	-	-
VREFBUF	0	0	0	0	0	-	0	-	R	-	-	-	-	-	-
COMPx (x = 1, 2)	0	0	0	0	0	0	0	0	0	0	-	-	-	-	-
Temperature sensor	0	0	0	0	R	-	R	-	-	-	-	-	-	-	-
TIMx (x = 1, 2, 16, 17)	0	0	0	0	R	-	R	-	-	-	-	-	-	-	-
LPTIM1	0	0	0	0	0	0	0	0	0	0	-	-	-	-	-
LPTIMx (x = 2, 3)	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-
Independent watchdog (IWDG)	0	0	0	0	0	0	0	0	0	0	0	0	-	-	-
Window watchdog (WWDG)	0	0	0	0	R	-	R	-	R	-	-	-	-	-	-
SysTick timer	0	0	0	0	R	-	R	-	R	-	-	-	-	-	-
True random number generator (RNG)	O (10)	O ⁽¹ 0)	R	R	R	-	R	-	-	-	-	-	-	-	-
AES hardware accelerator	0	0	0	0	R	-	R	-	-	-	-	-	-	-	-
PKA hardware accelerator	0	0	0	0	R	-	R	-	-	-	-	-	-	-	-
CRC calculation unit	0	0	0	0	R	-	R	-	R	-	-	-	-	-	-
IPCC	0	R	0	R	R	-	R	-	R	-	-	-	-	-	-
HSEM	0	R	0	R	R	-	R	-	-	-	-	-	-	-	-
GTZC TZSC	0	R	0	R	R	-	R	-	R	-	-	-	-	-	-
GTZC TZIC	0	R	0	R	R	-	R	-	R	-	-	-	-	-	-
EXTI	0	0	0	0	R	0	R	0	R	0	-	-	-	-	-
GPIOs	0	0	0	0	0	0	0	0	0	0	R (11)	3 pin s (12)	(13)	3 pins (12)	-

Legend: Y = Yes (enabled). O = Optional (disabled by default and can be enabled by software). R = data retained.
 - = Not available. Gray cells indicate wakeup capability.

^{3.} Flash memory can be placed in power-down mode.



^{2.} The SRAM clock can be gated on or off.

- 4. The SRAM2 content can optionally be retained when the PWR_CR3.RRS bit is set.
- 5. Only when the sub-GHz radio is active.
- Some peripherals with wakeup from Stop capability can request HSI16 to be enabled. In this case, HSI16 is woken up by the peripheral, and only feeds the peripheral that requested it. HSI16 is automatically put off when the peripheral does not need it anymore.
- 7. HSE32 can be used by sub-GHz radio system.
- 8. USART reception is functional in Stop 0 and Stop 1 modes. LPUART1 reception is functional is Stop 0, Stop 1, and Stop 2 modes. LPUART1 generates a wakeup interrupt on Start address match or received frame event.
- 9. I2Cx (x= 1, 2) address detection is functional in Stop 0 and Stop 1 modes. I2C3 address detection is functional in Stop 0, Stop 1 and Stop 2 modes. I2C3 generates a wakeup interrupt in case of address match.
- 10. Voltage scaling range 1 only.
- 11. I/Os can be configured with internal pull-up, pull-down or floating in Standby mode.
- 12. The I/Os with wakeup from Standby/Shutdown capability are PA0, PC13 and PB3.
- 13. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode, but the configuration is lost when exiting the Shutdown mode.

Table 9. Low-power mode summary

Mode name	Entry	Wakeup source ⁽¹⁾	Wakeup system clock	Effect on clocks		age ators
		Source	system clock		MR	LPR
Sleep (Sleep-now or	WFI or return from ISR	Any interrupt	Same as before entering Sleep mode	CPU clock OFF No effect on other clocks	ON	ON
Sleep-on-exit)	WFE	Wakeup event	entening Sleep mode	or analog clock sources		
LPRun	Set LPR bit	Clear LPR bit	Same as LPRun clock	None	OFF	ON
LPSleep	Set LPR bit + WFI or return from ISR Any interrupt		Same as before entering LPSleep	CPU clock OFF No effect on other clocks	OFF	ON
·	Set LPR bit + WFE	Wakeup event	mode	or analog clock sources	OFF	ON
Stop 0	LPMS = 0b000 + SLEEPDEEP bit + WFI or return from ISR or WFE		HSI16 when		ON	
Stop 1	LPMS = 0b001 + Any EXTI line		STOPWUCK = 1 in RCC_CFGR. MSI with the frequency before	All clocks OFF except HSI16, LSI and LSE		ON
Stop 2 (with I2C3, LPUART1, LPTIM1, SRAM1, SRAM2)	LPMS = 0b010+ SLEEPDEEP bit + WFI or return from ISR or WFE	peripherals events	entering the Stop mode when STOPWUCK = 0.		OFF	

Table 9. Low-power mode summary (continued)

Mode name	Entry	Wakeup source ⁽¹⁾	Wakeup system clock	Effect on clocks	Voltage regulators		
		Source	System clock		MR	LPR	
Standby (with SRAM2)	LPMS = 0b011+ Set RRS bit + SLEEPDEEP bit + WFI or return from ISR or WFE	Wakeup PVD, RFIRQ, wakeup RFBUSY, WKUP pin edge, RTC and TAMP event,	MSI 4 MHz	All clocks OFF	OFF	ON	
Standby	LPMS = 0b011 + Clear RRS bit + SLEEPDEEP bit + WFI or return from ISR or WFE	LSECSS, external reset in NRST pin, IWDG reset	IVISI 4 IVITIZ	except LSI and LSE	OFF	OFF	
Shutdown	LPMS = 0b1xx + SLEEPDEEP bit + WFI or return from ISR or WFE	WKUP pin edge, RTC and TAMP event, external reset in NRST pin	MSI 4 MHz	All clocks OFF except LSE	OFF	OFF	

^{1.} Refer to Table 8: Functionalities depending on system operating mode.

Relation between MCU and sub-GHz radio operating modes

The CPUs and sub-GHz radio have their own operating modes (see the table below).

Table 10. MCU and sub-GHz radio operating modes

CPU operating mode	Sub-GHz radio operating mode	Description
Run, Sleep	Sleep, Calibration, Standby, Active (FS, TX, RX) ⁽¹⁾	LDO or SMPS regulator active, MCU running in main regulator (MR) mode
LPRun, LPSleep	Deep-Sleep	LDO and SMPS regulator off, MCU running in low power regulator (LPR) mode
LF Kull, LF Sieep	Sleep, Calibration, Standby, Active (FS, TX, RX)	LDO or SMPS regulator active, MCU running in low power regulator (LPR) mode
Stop 0	Sleep, Calibration, Standby, Active (FS, TX, RX) ⁽¹⁾	LDO or SMPS regulator active, MCU running in main regulator (MR) mode
Stop 1 and Stop 2	Deep-Sleep	LDO and SMPS regulator off, MCU using low power regulator (LPR) mode
Stop 1 and Stop 2	Sleep, Calibration, Standby, Active (FS, TX, RX)	LDO or SMPS regulator active, MCU using low power regulator (LPR) mode
Standby	Deep-Sleep	LDO and SMPS regulator off, MCU regulator off or on in low power (LPR) mode ⁽²⁾ .
Standby	Sleep, Calibration, Standby, Active (FS, TX, RX)	LDO or SMPS regulator active, MCU regulator off or on in low power (LPR) mode ⁽²⁾
Shutdown	Deep-Sleep ⁽³⁾	LDO and SMPS regulator off, MCU regulator off

^{1.} In the MCU Run, Sleep and Stop 0 modes, the sub-GHz radio is prevented from entering Deep-sleep mode.

^{2.} When retaining SRAM2 in Standby mode, the MCU uses the low-power regulator (LPR) mode.

3. When the CPU is in Shutdown mode, the sub-GHz radio cannot be activated and is forced in Deep-sleep mode.

3.11.1 Reset mode

In order to improve the consumption under reset, the I/Os state under and after reset is "analog state" (the I/O Schmitt trigger is disabled). In addition, the internal reset pull-up is deactivated when the reset source is internal.

This excludes the five serial-wire JTAG debug ports that are in pull-up/pull-down after reset.

3.12 Peripheral interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources and, consequently, reducing power-supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, LPRun, LPSleep, Stop 0, Stop 1 and Stop 2 modes.

Destination SUBGHZSPI LPTIM3 COMP2 **DMAMUX** Source LPTIM2 TIM16 TIM17 LPTIM1 RTIM COMP1 TIM2 ADC DAC **™** TIM1 Χ Χ Χ Χ Х TIM2 Χ Χ Χ Χ Χ **TIM16** Х **TIM17** Χ Χ LPTIM1 Х Χ Χ LPTIM2 Χ Х Х LPTIM3 Χ Х **ADC** Х Temperature Χ sensor VBAT(3) Χ **VREFINT** Χ HSE32 Χ _ **LSE** Χ Χ MSI Χ LSI Χ MCO Χ

Table 11. Peripherals interconnect matrix⁽¹⁾ (2)

Destination BGHZSPI DMAMUX1 .PTIM3 Source COMP2 LPTIM1 -PTIM2 TIM16 COMP1 TIM17 TIM2 DAC ADC TIM1 S **GPIO EXTI** Χ Χ Χ **RTC** Χ Χ Х **TAMP** Χ Χ COMP1 Χ Х Χ Χ Х Χ COMP2 Χ Χ Χ Χ Χ Χ Χ **SYST ERR** Χ _ Χ _

Table 11. Peripherals interconnect matrix⁽¹⁾ (continued)

3.13 Reset and clock controller (RCC)

The following different clock sources can be used to drive the system clock (SYSCLK):

- HSI16 (high-speed internal) 16 MHz RC oscillator clock
- MSI (multi-speed internal) RC oscillator clock from 100 kHz to 48 MHz
- HSE32 (high-speed external) 32 MHz oscillator clock, with trimming capacitors.
- PLL clock

The MSI is used as system clock source after startup from reset, configured at 4 MHz.

The devices have the following additional clock sources:

- LSI: 32 kHz low-speed internal RC that may drive the independent watchdog and optionally the RTC used for auto-wakeup from Stop and Standby modes.
- LSE: 32.768 kHz low-speed external crystal that optionally drives the RTC used for auto-wakeup from Stop, Standby and Shutdown modes, or the real-time clock (RTCCLK).

Each clock source can be switched on or off independently when it is not used, to optimize power consumption.

Several prescalers can be used to configure the AHB frequencies (HCLK3/PCLK3, HCLK1, HCLK2), the high-speed APB2 (PCLK2) and the low-speed APB1 (PCLK1) domains. The maximum frequency of the AHB (HCLK3, HCLK1, and HCLK2), the PCLK1 and the PCLK2 domains is 48 MHz.

^{1.} For more details, refer to section "Interconnection details" of the reference manual.

^{2.} The "-" symbol in grayed cells means no interconnect.

^{3.} VDD on STM32WL55/4UxYx devices.

Most peripheral clocks are derived from their bus clock (HCLK, PCLK) except the following:

- The clock used for true RNG, is derived (selected by software) from one of the following sources:
 - PLL VCO (PLLQCLK) (only available in Run mode)
 - MSI (only available in Run mode)
 - LSI clock
 - LSE clock
- The ADC clock is derived (selected by software) from one of the following sources:
 - system clock (SYSCLK) (only available in Run mode)
 - HSI16 clock (only available in Run mode)
 - PLL VCO (PLLPCLK) (only available in Run mode)
- The DAC uses the LSI clock in sample and hold mode
- The (LP)U(S)ARTs clocks are derived (selected by software) from one of the following sources:
 - system clock (SYSCLK) (only available in Run mode)
 - HSI16 clock (available in Run and Stop modes)
 - LSE clock (available in Run and Stop modes)
 - APB clock (PCLK depending on which APB the U(S)ART is mapped) (available in CRun and CSleep when also enabled in (LP)U(S)ARTxSMEN)

The wakeup from Stop mode is supported only when the clock is HSI16 or LSE.

- The I2Cs clocks are derived (selected by software) from one of the following sources:
 - system clock (SYSCLK) (only available in Run mode)
 - HSI16 clock (available in Run and Stop modes)
 - APB clock (PCLK depending on which APB the I2C is mapped) (available in CRun and CSleep when also enabled in I2CxSMEN.)

The wakeup from Stop mode is supported only when the clock is HSI16.

- The SPI2S2 I2S clock is derived (selected by software) from one of the following sources:
 - HSI16 clock (only available in Run mode)
 - PLL VCO (PLLQCLK) (only available in Run mode)
 - external input I2S CK (available in Run and Stop modes)
- The low-power timers (LPTIMx) clock is derived (selected by software) from one of the following sources:
 - LSI clock (available in Run and Stop modes)
 - LSE clock (available in Run and Stop modes)
 - HSI16 clock (only available in Run mode)
 - APB clock (PCLK depending on which APB the LPTIMx is mapped) (available in Run and CStop when enabled in LPTIMxSMEN.)
 - external clock mapped on LPTIMx IN1 (available in Run and Stop modes)

The functionality in Stop mode (including wakeup) is supported only when the clock is LSI or LSE, or in external clock mode.

The RTC clock is derived (selected by software) from one of the following sources:

- LSE clock
- LSI clock
- HSE32 clock divided by 32

The functionality in Stop mode (including wakeup) is supported only when the clock is LSI or LSE.

• The IWDG clock is always the LSI clock.

The RCC feeds the CPU1 system timer (SysTick) external clock with the AHB clock (HCLK1) divided by eight. The SysTick can work either with this clock or directly with the CPU1 clock (HCLK1), configurable in the SysTick control and status register.

FCLK1 acts as CPU1 free-running clock. For more details, refer to the programming manual *STM32 Cortex-M4 MCUs and MPUs* programming manual (PM0214).

The RCC feeds the CPU2 system timer (SysTick) external clock with the AHB clock (HCLK2) divided by eight. The SysTick can work either with this clock or directly with the CPU2 clock (HCLK2), configurable in the SysTick control and status register.

FCLK2 acts as CPU2 free-running clock.



DS13293 Rev 5 39/150




Figure 9. Clock tree

1. The ADC clock can additionally be derived from the AHB clock of the ADC bus interface, divided by a programmable factor (1, 2 or 4). When the programmable factor is 1, the AHB prescaler must be equal to 1.

3.14 Hardware semaphore (HSEM)

The HSEM provides a 16- (32-bit) register based semaphores. The semaphores can be used to ensure synchronization between different processes running between different cores. The HSEM provides a non blocking mechanism to lock semaphores in an atomic way. The following functions are provided:

- Locking a semaphore can be done in two ways:
 - 2-step lock: by writing COREID and PROCID to the semaphore, followed by a read check
 - 1-step lock: by reading the COREID from the semaphore
- Interrupt generation when a semaphore is unlocked: Each semaphore may generate an interrupt on one of the interrupt lines.

 Semaphore clear protection: A semaphore is only unlocked when COREID and PROCID match.

Global semaphore clear per COREID

3.15 Inter-processor communication controller (IPCC)

The IPCC is used for communicating data between two processors.

The IPCC block provides a non blocking signaling mechanism to post and retrieve communication data in an atomic way. It provides the signaling for twelve channels:

- six channels in the direction from processor 1 to processor 2
- six channels in the opposite direction

It is then possible to have two different communication types in each direction.

The IPCC communication data must be located in a common memory, that is not part of the IPCC block.

3.16 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. Fast I/O toggling can be achieved thanks to their mapping on the AHB2 bus.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.17 Direct memory access controller (DMA)

The DMA (direct memory access) is used to provide high-speed data transfer between peripherals and memory, as well as memory to memory. Data can be quickly moved by DMA without any CPU actions. This keeps CPU resources free for other operations.

The DMA controller has 14 channels in total. A full cross matrix allows the peripherals, with DMA support, to be mapped on any of the available DMA channels. Each DMA channel has an arbiter for handling the priority between DMA requests.

The DMA main features are listed below:

- 14 independently configurable channels (requests)
- a full cross matrix between peripherals and all 14 channels and an hardware trigger possibility through the DMAMUX1
- software programmable priorities between requests from channels of one DMA (four levels: very-high, high, medium, low), plus hardware priorities management in case of equality (example: request 1 has priority over request 2)
- independent source and destination transfer size (byte, half-word, word), emulating packing and unpacking. Source/destination addresses must be aligned on the data size.
- support for circular buffer management



DS13293 Rev 5 41/150

three event flags (DMA half-transfer, DMA transfer complete and DMA transfer error),
 logically ORed together in a single interrupt request for each channel

- memory-to-memory transfer
- peripheral-to-memory, memory-to-peripheral, and peripheral-to-peripheral transfers
- access to flash memory, SRAM, APB and AHB peripherals, as source and destination
- programmable number of data to be transferred (up to 65536)
- secure and privileged support per channel level configuration

Table 12. DMA1 and DMA2 implementation

Feature	DMA1	DMA2	
Number of channels	7	7	

DMAMUX1 is used to route the peripherals with DMA source support, to any DMA channel.

3.18 Interrupts and events

3.18.1 Nested vectored interrupt controller (NVIC)

The devices embed an NIVC able to manage 16 priority levels, and to handle up to 62 maskable interrupt channels plus the 16 interrupt lines of the Cortex-M4.

The device also embeds an NVIC able to manage four priority levels, and handles up to 32 maskable interrupt channels plus the 16 interrupt lines of the Cortex-M0+.

The NVIC benefits are the following:

- low-latency interrupt processing
- interrupt entry vector table address passed directly to the core
- early processing of interrupts
- processing of late-arriving higher-priority interrupts
- support for tail chaining
- processor state automatically saved
- interrupt entry restored on interrupt exit, with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.18.2 Extended interrupt/event controller (EXTI)

The EXTI manages wakeup through configurable and direct event inputs. It provides wakeup requests to the power control, and generates interrupt requests to the CPU1/2 NVIC and events to the CPU1/2 event input.

Configurable events/interrupts come from peripherals that are able to generate a pulse and allow the selection between the event/interrupt trigger edge and a software trigger.

Direct events/interrupts come from peripherals having their own clearing mechanism.

3.19 Cyclic redundancy check (CRC)

The CRC calculation unit is used to get a CRC code from 8-, 16- or 32-bit data word and a generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the functional safety standards, they offer a means of verifying the flash memory integrity. The CRC calculation unit helps to compute a signature of he software during runtime, to be compared with a reference signature generated at link time and stored at a given memory location.

3.20 Analog-to-digital converter (ADC)

A native 12-bit ADC is embedded into the devices. It can be extended to 16-bit resolution through hardware oversampling. The ADC has up to 12 external channels and four internal channels (temperature sensor, voltage reference, $V_{BAT}^{(a)}$ monitoring, DAC output). The ADC performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU1/2 frequency, allowing maximum sampling rate of ~2 Msps even with a low CPU speed. An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate in the whole V_{DD} supply range.

The ADC features a hardware oversampler up to 256 samples, improving the resolution to 16 bits. Refer to the application note *Improving STM32F1 Series*, *STM32F3 Series and STM32Lx Series ADC resolution by oversampling* (AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions with timers.

3.20.1 Temperature sensor

The temperature sensor (TS) generates a V_{TS} voltage that varies linearly with temperature.

The temperature sensor is internally connected to the ADC VIN[12] input channel, to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor may vary from part to part due to process variation, the uncalibrated internal temperature sensor is suitable only for relative temperature measurements.

To improve the accuracy of the temperature sensor, each part is individually factory-calibrated by ST. The resulting calibration data is stored in the device engineering bytes, accessible in read-only mode.

DS13293 Rev 5 43/150

a. VDD on STM32WL55/54UxYx devices.

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at 30 °C (\pm 5 °C), $V_{DDA} = V_{REF+} = 3.3 \text{ V} (\pm 10 \text{ mV})$	0x1FFF 75A8 - 0x1FFF 75A9
TS_CAL2	TS ADC raw data acquired at 130 °C (\pm 5 °C), $V_{DDA} = V_{REF+} = 3.3 \text{ V} (\pm 10 \text{ mV})$	0x1FFF 75C8 - 0x1FFF 75C9

Table 13. Temperature sensor calibration values

3.20.2 Internal voltage reference (V_{REFINT})

 V_{REFINT} provides a stable (bandgap) voltage output for the ADC and comparators. V_{REFINT} is internally connected to the ADC VIN[13] input channel.

V_{REFINT} is individually and precisely measured, for each part, by ST, during production test and stored in the device engineering bytes. It is accessible in read-only mode.

Table 14. Internal voltage reference calibration values

Calibration value name	Description	Memory address	
VREFINT_CAL	Raw data acquired at 30 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.3 V (± 10 mV)	0x1FFF 75AA - 0x1FFF 75AB	

3.20.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the $V_{BAT}^{(a)}$ battery voltage using the ADC VIN[14] input channel. As V_{BAT} may be higher than V_{DDA} , and thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by three. As a consequence, the converted digital value is one third the V_{BAT} voltage.

3.21 Digital-to-analog converter (DAC)

The 1-channel 12-bit buffered DAC converts a digital value into an analog voltage available on the channel output. The architecture of each channel is based on an integrated resistor string and an inverting amplifier. The digital circuitry is common for both channels.

DAC main features:

- 1 DAC output channel
- 8-bit or 12-bit output mode
- buffer offset calibration (factory and user trimming)
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- independent or simultaneous conversion for DAC channels

a. V_{DD} on STM32WL55/54UxYx devices.

- DMA capability for either DAC channel
- triggering with timer events, synchronized with DMA
- triggering with external events

Sample-and-hold low-power mode, with internal or external capacitor

3.22 Voltage reference buffer (VREFBUF)

The devices embed a voltage reference buffer that can be used as voltage reference for ADC, and also as voltage reference for external components through the VREF+ pin.

VREFBUF supports two voltages: 2.048 V and 2.5 V.

An external voltage reference can be provided through the VREF+ pin when VREFBUF is off.

3.23 Comparator (COMP)

The devices embed two rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low-power) and with selectable output polarity.

The reference voltage can be one of the following:

- external I/O
- internal reference voltage or submultiple (1/4, 1/2, 3/4)

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers, and can be also combined into a window comparator.

3.24 True random number generator (RNG)

The devices embed a true RNG that delivers 32-bit random numbers generated by an integrated analog circuitry.

The RNG is a true random number generator that provides full entropy outputs to the application as 32-bit samples. It is composed of a live entropy source (analog) and an internal conditioning component.

3.25 Advanced encryption standard hardware accelerator (AES)

The AES encrypts or decrypts data, using an algorithm and implementation fully compliant with the advanced encryption standard (AES) defined in FIPS (federal information processing standards) publication 197.

Multiple chaining modes are supported (ECB, CBC, CTR, GCM, GMAC, CCM), for key sizes of 128 or 256 bits. The AES supports DMA single transfers for incoming and outgoing data (two DMA channels required).

4

DS13293 Rev 5 45/150

3.26 Public key accelerator (PKA)

The PKA is used to compute cryptographic public key primitives, specifically those related to RSA (Rivest, Shamir and Adleman), Diffie-Hellmann or ECC (elliptic curve cryptography) over GF(p) (Galois fields). These operations are executed in the Montgomery domain.

3.27 Timer and watchdog

The devices include one advanced 16-bit timer, one general-purpose 32-bit timer, two 16-bit basic timers, three low-power timers, two watchdog timers and a SysTick timer.

The table below compares the features of the advanced control, general purpose and basic timers.

Timer type	Timer name	Counter resolution (bits)	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs			
Advanced control	TIM1	16	Up, down and			4	3			
	TIM2	32	up/down				NA			
General purpose	TIM16					Any integer between	Yes	2		
. ,	TIM17			TIM17 1 and 65536					100	
Low power	LPTIM1 LPTIM2 LPTIM3	16	Up	T dild 00000		1	1			

Table 15. Timer features

3.27.1 Advanced-control timer (TIM1)

The advanced-control timer TIM1 can be seen as a three-phase PWM multiplexed on six channels. Each channel has complementary PWM outputs with programmable inserted dead-times. Each channel can also be seen as complete general-purpose timers.

The four independent channels can be used for:

- input capture
- output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0 - 100 %)
- one-pulse mode output

In debug mode, the TIM1 counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose timers (described in the next section) using the same architecture. TIM1 can then work together with TIM2 via the peripheral interconnect matrix, for synchronization or event chaining.

3.27.2 General-purpose timers (TIM2, TIM16, TIM17)

Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

TIM2 main features:

- full-featured general-purpose timer
- four independent channels for input capture/output compare, PWM or one-pulse mode output
- · counter that can be frozen in debug mode
- independent DMA request generation, support of quadrature encoders

TIM16 and TIM17 main features:

- general-purpose timers with mid-range features
- 16-bit auto-reload upcounters and 16-bit prescalers
- 1 channel and 1 complementary channel
- channels that can all be used for input capture/output compare, PWM or one-pulse mode output
- counter that can be frozen in debug mode
- independent DMA request generation

3.27.3 Low-power timers (LPTIM1, LPTIM2 and LPTIM3)

These low-power timers have an independent clock and run in Stop mode if they are clocked by LSE, LSI, or by an external clock. They are able to wake up the system from Stop mode.

LPTIM1 is active in Stop 0, Stop 1 and Stop 2 modes.

LPTIM2 and LPTIM3 are active in Stop 0 and Stop 1 modes.

LPTIM1/2/3 main features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- configurable output: pulse, PWM
- continuous/one-shot mode
- selectable software/hardware input trigger
- selectable clock source
- internal clock sources: LSE, either LSI, HSI16 or APB clock
- external clock source over LPTIM input (works even with no internal clock source running, used by pulse counter application)
- programmable digital glitch filter
- encoder mode (LPTIM1 only)

3.27.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and a 8-bit prescaler. The IWDG is clocked from an independent 32 kHz internal RC (LSI). As the IWDG operates independently from the main clock, it can operate in Stop and Standby modes.



DS13293 Rev 5 47/150

The IWDG can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. The IWDG is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.27.5 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. The WWDG can be used as a watchdog to reset the device when a problem occurs.

The WWDG is clocked from the main clock and has an early warning interrupt capability. The counter can be frozen in debug mode.

3.27.6 SysTick timer

This timer is dedicated to real-time operating systems, but can also be used as a standard down counter.

SysTick timer main features:

- 24-bit down counter
- autoreload capability
- maskable system interrupt generation when the counter reaches 0
- programmable clock source

3.28 Real-time clock (RTC), tamper and backup registers

The RTC is an independent BCD timer/counter. The RTC provides a time-of-day clock/calendar with programmable alarm interrupts.

As long as the supply voltage remains in the operating range, the RTC never stops, regardless of the device status (Run mode, low-power mode or under reset).

The RTC provides an automatic wakeup to manage all low-power modes.

The RTC is functional in VBAT mode.

Twenty 32-bit backup registers are retained in all low-power modes and also in VBAT mode. These registers can be used to store sensitive data as their content is protected by a tamper detection circuit.

Three tamper pins and four internal tampers are available for anti-tamper detection. The external tamper pins can be configured for edge or level detection with or without filtering.

3.29 Inter-integrated circuit interface (I2C)

The device embeds three I2Cs, with features implementation listed in the he table below.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I²C bus specification and user manual rev. 5 compatibility:
 - slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 Kbit/s

- Fast-mode (Fm), with a bitrate up to 400 Kbit/s
- Fast-mode plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
- 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
- programmable setup and hold times
- clock stretching (optional)
- SMBus (system management bus) specification rev 2.0 compatibility:
 - hardware PEC (packet error checking) generation and verification with ACK control
 - address resolution protocol (ARP) support
 - SMBus alert
- PMBus (power system management protocol) specification rev 1.1 compatibility
- independent clock: a choice of independent clock sources allowing the I²C communication speed to be independent from the PCLK reprogramming (see Figure 9)
- wakeup from Stop mode on address match
- programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 16. I2C implementation

I2C features ⁽¹⁾	I2C1 ⁽²⁾	I2C2 ⁽²⁾	I2C3
7-bit addressing mode	Х	Х	Х
10-bit addressing mode	Х	Х	Х
Standard-mode (up to 100 Kbit/s)	Х	Х	Х
Fast-mode (up to 400 Kbit/s)	Х	Х	Х
Fast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х	Х	Х
Independent clock	Х	Х	Х
Wakeup from Stop mode	X ⁽³⁾	X ⁽³⁾	X ⁽⁴⁾
SMBus/PMBus	Х	Х	Х

^{1.} X = supported.

3.30 Universal synchronous/asynchronous receiver transmitter (USART/UART)

The devices embed two universal synchronous receiver transmitters, USART1 and USART2 (see *Table 17* for the implementation details).

Each USART provides asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode. Each USART has LIN Master/Slave capability and provides hardware management of the CTS and RTS signals, and RS485 driver enable.

^{2.} The register content is lost in Stop 2 mode.

^{3.} Wakeup supported from Stop 0 and Stop 1 modes.

^{4.} Wakeup supported from Stop 0, Stop 1 and Stop 2 modes.

The USART is able to communicate at speeds of up to 4 Mbit/s, and also provides Smart Card mode (ISO 7816 compliant) and SPI-like communication capability.

The USART supports synchronous operation (SPI mode), and can be used as an SPI master.

The USART has a clock domain independent from the CPU clock, allowing the USART to wake up the MCU from Stop mode, using baudrates up to 200 kbaud.

The wakeup events from Stop mode are programmable and can be one of the following:

- start bit detection
- any received data frame
- a specific programmed data frame

The USART interface can be served by the DMA controller.

3.31 Low-power universal asynchronous receiver transmitter (LPUART)

The devices embed one low-power UART (LPUART1) that enables asynchronous serial communication with minimum power consumption. The LPUART supports half-duplex single-wire communication and modem operations (CTS/RTS), allowing multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock, and can wake up the system from Stop mode using baudrates up to 220 Kbaud. The wakeup events from Stop mode are programmable and can be one of the following:

- start bit detection
- any received data frame
- a specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low-energy consumption. Higher speed clock can be used to reach higher baudrates.

The LPUART interface can be served by the DMA controller.

USART modes/features⁽¹⁾ USART1/2 LPUART1 Hardware flow control for modem Х Χ Continuous communication using DMA Χ Χ Χ Χ Multiprocessor communication Synchronous mode (Master/Slave) Х Х Smartcard mode Х Χ Single-wire half-duplex communication Х IrDA SIR ENDEC block Χ LIN mode

Table 17. USART/LPUART features

USART modes/features ⁽¹⁾	USART1/2	LPUART1				
Dual clock domain and wakeup from low-power mode	Х	Х				
Receiver timeout interrupt	Х	-				
Modbus communication	Х	-				
Auto baud rate detection	Х	-				
Driver enable	Х	Х				
USART data length	7, 8 and	9 bits				
Tx/Rx FIFO	Х	Х				
Tx/Rx FIFO size 8						

Table 17. USART/LPUART features (continued)

3.32 Serial peripheral interface (SPI)/integrated-interchip sound interface (I2S)

The SPI/I2S interface can be used to communicate with external devices using the SPI protocol or the I²S audio protocol. SPI or I2S mode is selectable by software. SPI Motorola[®] mode is selected by default after a device reset.

The SPI protocol supports half-duplex, full-duplex and simplex synchronous, serial communication with external devices. The SPI interface can be configured as master and, in this case, it provides the communication clock (SCK) to the external slave device. The SPI interface can also operate in multimaster configuration.

The I²S protocol is also a synchronous serial communication interface. It can operate in slave or master mode with half-duplex communication. It can address four different audio standards including the Philips I²S standard, the MSB- and LSB-justified standards and the PCM standard.

Table 18. SPI an	d SPI/I2S im	plementation ⁽¹⁾
·-		

Features	SPI1	SPI2S2	SUBGHZSPI		
Enhanced NSSP and TI modes		Yes			
Hardware CRC calculation	Yes	Yes	No		
I ² S support	No Yes No				
Data size configurable (bits)	from 4 to 16				
Rx/Tx FIFO size (bits)	32				
Wakeup capability from LPSleep		Yes			

The SPI1 and SPI2S2 instances are general purpose type while the SUBGHZSPI instance is dedicated for Sub-GHz radio control exclusively. Radio is controlled internally through SUBGHZSPI and, for debug purpose only, from the external.

^{1.} X = supported.

3.33 Development support

Serial-wire JTAG debug port (SWJ-DP)

The Arm SWJ-DP interface is embedded, and is a combined JTAG and serial-wire debug port, that enables either a serial-wire debug or a JTAG probe to be connected to the target.

The debug is performed using only two pins instead of the five required by the JTAG (JTAG pins can then be reused as GPIOs with alternate function). The JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

4 Pinouts, pin description and alternate functions

PC15-OSC32_OUT PC14-OSC32_IN VLXSMPS 448 445 447 447 447 440 440 440 338 338 PB3 PA13 PA12 PB4 PB5 ⊃ 3 PA11 PA10 PB6 _ 5 32 ⊂ PB7 PB12 ⊃ 6 31 ⊂ PB8 PB2 UFQFPN48 30 ⊂ 7 PA0 PB0-VDD_TCXO PA1 ⊃ 8 29 ⊂ VDDRF1V55 PA2 ⊃ 9 28 ⊂ VDDRF PA3 ⊃ 10 OSC_OUT 26 ⊂ VDD OSC_IN 25 ⊂ VDDPA PA4 13 14 15 16 17 17 17 19 20 20 22 22 23 24 RFL P RFL N RFL N RFL N RFL N RFO_LP RFO_LP RFO_LP RFO_HP VR_PA PA5 PA6 PA7 PA8 PA9 MSv48144V4

Figure 10. UFQFPN48 pinout

- 1. The above figure shows the package top view.
- 2. The exposed pad must be connected to the ground plain.

7 1 2 3 5 6 8 9 VSSSMPS VDDSMPS VDDA VBAT Α PA14 VDD PA12 PC14-OSC32_IN PB15 PA11 VFBSMPS VREF+ В VLXSMPS PA15 VSS PA13 PC15-OSC32 _OUT С PB3 PB7 PB9 PB14 PC13 D PB8 PC2 PC3 PA0 PB13 PB2 VSS Е PC5 VDDRF VDD VSS PA9 PB12 PB1 VDD PB0-VDD_TCXO OSC_OUT F PC1 PC0 PC4 PB11 VSSRF G PC6 PA1 VSS VSSRF VSSRF OSC_IN Н PA3 PA2 PA7 PB10 VDD VSSRF RFI_N VDDPA VR_PA RFI_P RFO_LP RFO_HP MSv48145V4

Figure 11. UFBGA73 pinout

1. The above figure shows the package top view.

Table 19. Legend/abbreviations used in the pinout table

Table 101 Logona/abble 11 alog miles table							
Name	Abbreviation	Definition					
Pin name	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name						
	S	Supply pin					
Pin type	I	Input only pin					
Fill type	I/O	Input / output pin					
	0	Output only pin					
	FT	5 V tolerant I/O					
	RF	Radio RF pin					
1/0 - 1 1	TT	3 V tolerant I/O					
I/O structure	Option for FT I/Os						
	_f	I/O, Fm+ capable					
	_a	I/O, with Analog switch function supplied by V _{DDA}					

Table 19. Legend/abbreviations used in the pinout table (continued)

Na	me	Abbreviation	Definition			
No	tes	Unless otherwise specified by a note, all I/Os are set as analog inputs during and after reset.				
Pin	Alternate functions	Functions selected through GPIOx AFR registers				
functions Additional functions Functions directly selected/enabled through peripheral registers						

Table 20. STM32WL55/54xx pin definition

Pin nı	umber						
UFQFPN48	UFBGA73	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	VSS	S	-	-	-	-
1	C1	PB3	I/O	FT_a	-	JTDO/TRACESWO, TIM2_CH2, SPI1_SCK, RF_IRQ0, USART1_RTS, DEBUG_RF_DTB1, CM4_EVENTOUT	COMP1_INM, COMP2_INM, ADC_IN2, TAMP_IN3/WKUP3
2	C2	PB4	I/O	FT_fa	-	NJTRST, I2C3_SDA, SPI1_MISO, USART1_CTS, DEBUG_RF_LDORDY, TIM17_BKIN, CM4_EVENTOUT	COMP1_INP, COMP2_INP, ADC_IN3
3	D2	PB5	I/O	FT_a	-	LPTIM1_IN1, I2C1_SMBA, SPI1_MOSI, RF_IRQ1, USART1_CK, COMP2_OUT, TIM16_BKIN, CM4_EVENTOUT	-
-	E3	VSS	S	-	-	-	-
-	E2	VDD	S	-	ı	-	-
4	E1	PB6	I/O	FT_f	-	LPTIM1_ETR, I2C1_SCL, USART1_TX, TIM16_CH1N, CM4_EVENTOUT	-
5	С3	PB7	I/O	FT_f	-	LPTIM1_IN2, TIM1_BKIN, I2C1_SDA, USART1_RX, TIM17_CH1N, CM4_EVENTOUT	-
6	D3	PB8	I/O	FT_f	-	TIM1_CH2N, I2C1_SCL, RF_IRQ2, TIM16_CH1, CM4_EVENTOUT	-
-	C4	PB9	I/O	FT_f	-	TIM1_CH3N, I2C1_SDA, SPI2_NSS/I2S2_WS, IR_OUT, TIM17_CH1, CM4_EVENTOUT	-



Table 20. STM32WL55/54xx pin definition (continued)

Pin nu	ımber					,	
UFQFPN48	UFBGA73	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	F2	PC0	I/O	FT_f	-	LPTIM1_IN1, I2C3_SCL, LPUART1_RX, LPTIM2_IN1, CM4_EVENTOUT	-
-	F1	PC1	I/O	FT_f	-	LPTIM1_OUT, SPI2_MOSI/I2S2_SD, I2C3_SDA, LPUART1_TX, CM4_EVENTOUT	-
-	D4	PC2	I/O	FT	-	LPTIM1_IN2, SPI2_MISO, CM4_EVENTOUT	-
-	D5	PC3	I/O	FT	-	LPTIM1_ETR, SPI2_MOSI/I2S2_SD, LPTIM2_ETR, CM4_EVENTOUT	-
-	F3	PC4	I/O	FT	-	CM4_EVENTOUT	-
-	E4	PC5	I/O	FT	-	CM4_EVENTOUT	-
-	G2	PC6	I/O	FT	-	I2S2_MCK, CM4_EVENTOUT	-
7	D6	PA0	I/O	FT_a	-	TIM2_CH1, I2C3_SMBA, I2S_CKIN, USART2_CTS, COMP1_OUT, DEBUG_PWR_REGLP1S, TIM2_ETR, CM4_EVENTOUT	TAMP_IN2/WKUP1
8	G3	PA1	I/O	FT_a	-	TIM2_CH2, LPTIM3_OUT, I2C1_SMBA, SPI1_SCK, USART2_RTS, LPUART1_RTS, DEBUG_PWR_REGLP2S, CM4_EVENTOUT	-
9	H2	PA2	I/O	FT_a	-	LSCO, TIM2_CH3, USART2_TX, LPUART1_TX, COMP2_OUT, DEBUG_PWR_LDORDY, CM4_EVENTOUT	LSCO
10	H1	PA3	I/O	FT_a	-	TIM2_CH4, I2S2_MCK, USART2_RX, LPUART1_RX, CM4_EVENTOUT	-
-	G5	VSS	S	-	-	-	-
11	H5	VDD	S	-	-	-	-

Table 20. STM32WL55/54xx pin definition (continued)

Pin nu	umber					xx pin deminion (continued)	
UFQFPN48	UFBGA73	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
12	J1	PA4	I/O	FT	-	RTC_OUT2, LPTIM1_OUT, SPI1_NSS, USART2_CK, DEBUG_SUBGHZSPI_ NSSOUT, LPTIM2_OUT, CM4_EVENTOUT	-
13	J2	PA5 ^{NR}	ST _{I/O}	FT	-	TIM2_CH1, TIM2_ETR, SPI2_MISO, SPI1_SCK, DEBUG_SUBGHZSPI_ SCKOUT, LPTIM2_ETR, CM4_EVENTOUT	-
14	F4	PA6	I/O	FT	-	TIM1_BKIN, I2C2_SMBA, SPI1_MISO, LPUART1_CTS, DEBUG_SUBGHZSPI_ MISOOUT, TIM16_CH1, CM4_EVENTOUT	-
15	НЗ	PA7	I/O	FT_fa	-	TIM1_CH1N, I2C3_SCL, SPI1_MOSI, COMP2_OUT, DEBUG_SUBGHZSPI_ MOSIOUT, TIM17_CH1, CM4_EVENTOUT	-
16	J3	PA8	I/O	FT_a	-	MCO, TIM1_CH1, SPI2_SCK/I2S2_CK, USART1_CK, LPTIM2_OUT, CM4_EVENTOUT	-
17	E5	PA9	I/O	FT_fa	-	TIM1_CH2, SPI2_NSS/I2S2_WS, I2C1_SCL,SPI2_SCK/I2S2_CK, USART1_TX, CM4_EVENTOUT	-
-	H4	PB10	I/O	FT_f	-	TIM2_CH3, I2C3_SCL, SPI2_SCK/I2S2_CK, LPUART1_RX, COMP1_OUT, CM4_EVENTOUT	-
-	G4	PB11	I/O	FT_f	-	TIM2_CH4, I2C3_SDA, LPUART1_TX, COMP2_OUT, CM4_EVENTOUT	-
18	F5	NRST	I/O	FT	-	-	-
19	J5	PH3-BOOT0	I/O	FT	-	CM4_EVENTOUT	воото
-	-	VDD	S	-	-	-	-
-	-	VSS	S	-	-	-	-
-	H6	VSSRF	S	-	-	-	-



Table 20. STM32WL55/54xx pin definition (continued)

Pin nı	umber					kx pin definition (continued)	
UFQFPN48	UFBGA73	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	G6	VSSRF	S	-	-	-	-
20	J6	RFI_P	I	RF	-	-	-
21	H7	RFI_N	I	RF	-	-	-
-	G7	VSSRF	S	-	-	-	-
-	-	VSSRF	S	-	-	-	-
22	J8	RFO_LP	0	RF	-	-	-
-	G8	VSSRF	S	-	-	-	-
23	J9	RFO_HP	0	RF	-	-	-
-	-	VSSRF	S	-	-	-	-
24	H9	VR_PA	S	-	-	-	-
25	H8	VDDPA	S	-	-	-	-
-	-	VSSRF	S	-	-	-	-
26	G9	OSC_IN	I	RF	-	-	-
27	F8	OSC_OUT	0	RF	-	-	-
-	-	VSSRF	S	-	-	-	-
28	E8	VDDRF	S	-	-	-	-
29	F7	VDDRF1V55	S	-	-	-	-
-	D9	VSS	S	-	-	-	-
-	E9	VDD	S	-	-	-	-
30	F6	PB0-VDD_TCXO	I/O	TT	-	COMP1_OUT, CM4_EVENTOUT	-
-	E7	PB1	I/O	FT_a	-	LPUART1_RTS_DE, LPTIM2_IN1, CM4_EVENTOUT	COMP2_INP, ADC_IN5
31	D8	PB2	I/O	FT_a	-	LPTIM1_OUT, I2C3_SMBA, SPI1_NSS, DEBUG_RF_SMPSRDY, CM4_EVENTOUT	COMP1_INP, COMP2_INM, ADC_IN4
32	E6	PB12	I/O	FT	-	TIM1_BKIN, I2C3_SMBA, SPI2_NSS/I2S2_WS, LPUART1_RTS, CM4_EVENTOUT	-

Table 20. STM32WL55/54xx pin definition (continued)

Pin nu	ımber						
UFQFPN48	UFBGA73	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	D7	PB13	I/O	FT_fa	-	TIM1_CH1N, I2C3_SCL, SPI2_SCK/I2S2_CK, LPUART1_CTS, CM4_EVENTOUT	ADC_IN0
-	C6	PB14	I/O	FT_fa	-	TIM1_CH2N, I2S2_MCK, I2C3_SDA, SPI2_MISO, CM4_EVENTOUT	ADC_IN1
33	C8	PA10	I/O	FT_fa	-	RTC_REFIN, TIM1_CH3, I2C1_SDA, SPI2_MOSI/I2S2_SD, USART1_RX, DEBUG_RF_HSE32RDY, TIM17_BKIN, CM4_EVENTOUT	COMP1_INM, COMP2_INM, DAC_OUT1, ADC_IN6
34	В9	PA11	I/O	FT_fa	-	TIM1_CH4, TIM1_BKIN2, LPTIM3_ETR, I2C2_SDA, SPI1_MISO, USART1_CTS, DEBUG_RF_NRESET, CM4_EVENTOUT	COMP1_INM, COMP2_INM, ADC_IN7
35	A9	PA12	I/O	FT_fa	-	TIM1_ETR, LPTIM3_IN1, I2C2_SCL, SPI1_MOSI, RF_BUSY, USART1_RTS, CM4_EVENTOUT	ADC_IN8
36	В8	PA13	I/O	FT_a	-	JTMS-SWDIO, I2C2_SMBA, IR_OUT, CM4_EVENTOUT	ADC_IN9
-	В7	VSS	S	-	-	-	-
-	A7	VDD	S	-	-	-	-
37	A8	VBAT	S	-	-	-	-
38	C7	PC13	I/O	FT	(1)(2)	CM4_EVENTOUT	TAMP_IN1/ RTC_OUT1/RTC_TS/ WKUP2
39	В6	PC14-OSC32_IN	I/O	FT	(1)(2)	CM4_EVENTOUT	OSC32_IN
40	C5	PC15- OSC32_OUT	I/O	FT	(1)(2)	CM4_EVENTOUT	OSC32_OUT
-	B5	VREF+	S	-	-	-	-
41	A5	VDDA	S	-	-		-
-	-	VSS	S	-	-	-	-
42	A4	PA14	I/O	FT_a	-	JTCK-SWCLK, LPTIM1_OUT, I2C1_SMBA, CM4_EVENTOUT	ADC_IN10



Table 20. STM32WL55/54xx pin definition (continued)

Pin nu	umber			_			
UFQFPN48	UFBGA73	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
43	В3	PA15	I/O	FT_fa	-	JTDI, TIM2_CH1, TIM2_ETR, I2C2_SDA, SPI1_NSS, CM4_EVENTOUT	COMP1_INM, COMP2_INP, ADC_IN11
-	B4	PB15	I/O	FT_f		TIM1_CH3N, I2C2_SCL, SPI2_MOSI/I2S2_SD, CM4_EVENTOUT	-
44	-	VDD	S	-	-	-	-
-	-	VSS	S	-	-	-	-
49 ⁽³⁾	-	VSS	S	-	-	-	-
45	B2	VFBSMPS	S	-	-	-	-
46	A2	VDDSMPS	S	-	-	-	-
47	B1	VLXSMPS	S	-	-	-	-
48	A1	VSSSMPS	S	-	-	-	-

PC13, PC14, and PC15 are supplied through the power switch. As this switch only sinks a limited amount of current (3 mA), the use of these GPIOs in output mode is limited. The speed must not exceed 2 MHz with a maximum load of 30 pF. These GPIOs must not be used as current sources (for example to drive a LED).

60/150

DS13293 Rev 5

^{2.} After a backup domain power-up, PC13, PC14, and PC15 operate as GPIOs. Their function depends on the content of RTC registers that are not reset by the system reset. For details on how to manage these GPIOs, refer to the backup domain and RTC register descriptions in the product reference manual.

^{3.} Pin 49 is an exposed pad that must be connected to V_{SS} .

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	Λ Ε 11	AF12	AF13	AF14	AF15
	Port	SYS_ AF	TIM1/ TIM2/ LPTIM1	TIM1/ TIM2	SPI2S2/ TIM1/ LPTIM3	I2C1/ I2C2/ I2C3	SPI1/ SPI2S2	RF	USART1 / USART2	LPUART1	-	-	-	COMP1/ COMP2/ TIM1	DEBUG	TIM2/ TIM16/ TIM17/ LPTIM2	EVENOUT
	PA0	-	TIM2_ CH1	-	-	I2C3_ SMBA	I2S_ CKIN	-	USART2_ CTS	-	-	-	-	COMP1_ OUT	DEBUG_PWR _REGLP1S	TIM2_ETR	CM4_ EVENTOUT
	PA1	-	TIM2_ CH2	-	LPTIM3_ OUT	I2C1_ SMBA	SPI1_ SCK	-	USART2_ RTS	LPUART1_ RTS	-	-	-	-	DEBUG_PWR _REGLP2S	-	CM4_ EVENTOUT
	PA2	LSCO	TIM2_ CH3	-	-	=	-	-	USART2_ TX	LPUART1_ TX	-	-	-	COMP2_ OUT	DEBUG_PWR _LDORDY	-	CM4_ EVENTOUT
	PA3	-	TIM2_ CH4	-	-	-	12S2_ MCK	-	USART2_ RX	LPUART1_ RX	-	-	-	-	-	-	CM4_ EVENTOUT
	PA4	RTC_ OUT2	LPTIM1 _OUT	=	-	1	SPI1_ NSS	-	USART2_ CK	-	-	-	ı	-	DEBUG_ SUBGHZSPI_ NSSOUT	LPTIM2_ OUT	CM4_ EVENTOUT
	PA5	-	TIM2_ CH1	TIM2_ ETR	SPI2_ MISO	ı	SPI1_ SCK	ı	-	ı	-	-	ı	ı	DEBUG_ SUBGHZSPI_ SCKOUT	LPTIM2_ ETR	CM4_ EVENTOUT
Port A	PA6	-	TIM1_ BKIN	-	1	I2C2_ SMBA	SPI1_ MISO	ı	-	LPUART1_ CTS	-	ı	ı	TIM1_ BKIN	DEBUG_ SUBGHZSPI_ MISOOUT	TIM16_ CH1	CM4_ EVENTOUT
	PA7	-	TIM1_ CH1N	-	-	I2C3_ SCL	SPI1_ MOSI	ı	-	ı	-	-	ı	COMP2_ OUT	DEBUG_ SUBGHZSPI_ MOSIOUT	TIM17_ CH1	CM4_ EVENTOUT
	PA8	MCO	TIM1_ CH1	-	-	ı	SPI2_ SCK/ I2S2_CK	1	USART1_ CK	-	-	-	1	1	-	LPTIM2_ OUT	CM4_ EVENTOUT
	PA9	ı	TIM1_ CH2	-	SPI2_ NSS/ I2S2_WS	I2C1_ SCL	SPI2_ SCK/ I2S2_CK	-	USART1_ TX	-	-	-	1	-	-	-	CM4_ EVENTOUT
	PA10	RTC_ REFIN	TIM1_ CH3	-	-	I2C1_ SDA	SPI2_ MOSI/ I2S2_SD	-	USART1_ RX	-	-	-	-	-	DEBUG_RF_ HSE32RDY	TIM17_ BKIN	CM4_ EVENTOUT
	PA11	-	TIM1_ CH4	TIM1_ BKIN2	LPTIM3_ ETR	I2C2_ SDA	SPI1_ MISO	-	USART1_ CTS	-	-	-	-	TIM1_ BKIN2	DEBUG_RF_ NRESET	-	CM4_ EVENTOUT

	Table 21. Alternate functions (continued)																
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
ı	Port	SYS_ AF	TIM1/ TIM2/ LPTIM1	TIM1/ TIM2	SPI2S2/ TIM1/ LPTIM3	I2C1/ I2C2/ I2C3	SPI1/ SPI2S2	RF	USART1 / USART2	LPUART1	-	-	-	COMP1/ COMP2/ TIM1	DEBUG	TIM2/ TIM16/ TIM17/ LPTIM2	EVENOUT
(p	PA12	-	TIM1_ ETR	-	LPTIM3_ IN1	I2C2_ SCL	SPI1_ MOSI	RF_BUSY	USART1_ RTS	-	-	-	-	-	-	-	CM4_ EVENTOUT
ontinue	PA13	JTMS- SWDIO	-	-	-	I2C2_ SMBA	-	-	-	IR_OUT	-	-	-	-	-	-	CM4_ EVENTOUT
Port A (continued)	PA14	JTCK- SWCLK	LPTIM1_ OUT	-	-	I2C1_ SMBA	-	-	-	-	-	-	-	-	-	-	CM4_ EVENTOUT
Po	PA15	JTDI	TIM2_ CH1	TIM2_ ETR	-	I2C2_ SDA	SPI1_ NSS	-	-	-	-	-	-	-	-	-	CM4_ EVENTOUT
	PB0	-	-	-	-	-	-	-	-	-	-	-	-	COMP1_ OUT	-	-	CM4_ EVENTOUT
	PB1	-	-	-	-	-	-	-	-	LPUART1_ RTS_DE	-	-	-	-	-	LPTIM2_ IN1	CM4_ EVENTOUT
	PB2	-	LPTIM1_ OUT	-	-	I2C3_ SMBA	SPI1_ NSS	-	-	-	-	-	-	-	DEBUG_RF_ SMPSRDY	-	CM4_ EVENTOUT
	PB3	JTDO/ TRACE SWO	TIM2_ CH2	-	-	-	SPI1_ SCK	RF_IRQ0	USART1_ RTS	-	-	-	-	-	DEBUG_RF_ DTB1	-	CM4_ EVENTOUT
	PB4	NJTRST	-	-	-	I2C3_ SDA	SPI1_ MISO	-	USART1_ CTS	-	-	-	-	-	DEBUG_RF_ LDORDY	TIM17_ BKIN	CM4_ EVENTOUT
Port B	PB5	-	LPTIM1_ IN1	-	-	I2C1_ SMBA	SPI1_ MOSI	RF_IRQ1	USART1_ CK	-	-	-	-	COMP2_ OUT	-	TIM16_ BKIN	CM4_ EVENTOUT
	PB6	-	LPTIM1_ ETR	-	-	I2C1_ SCL	-	-	USART1_ TX	-	-	-	-	-	-	TIM16_ CH1N	CM4_ EVENTOUT
	PB7	-	LPTIM1_ IN2	-	TIM1_ BKIN	I2C1_ SDA	-	-	USART1_ RX	-	-	-	-	-	-	TIM17_ CH1N	CM4_ EVENTOUT
	PB8	-	TIM1_ CH2N	-	-	I2C1_ SCL	-	RF_IRQ2	-	-	-	-	-	-	-	TIM16_ CH1	CM4_ EVENTOUT
	PB9	ı	TIM1_ CH3N	-	-	I2C1_ SDA	SPI2_ NSS/ I2S2_WS	-	-	IR_OUT	-	-	-	-	-	TIM17_ CH1	CM4_ EVENTOUT
	PB10	-	TIM2_ CH3	-	-	I2C3_ SCL	SPI2_ SCK/ I2S2_CK	-	-	LPUART1_ RX	-	-	-	COMP1_ OUT	-	-	CM4_ EVENTOUT

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_ AF	TIM1/ TIM2/ LPTIM1	TIM1/ TIM2	SPI2S2/ TIM1/ LPTIM3	I2C1/ I2C2/ I2C3	SPI1/ SPI2S2	RF	USART1 / USART2	LPUART1	-	-	-	COMP1/ COMP2/ TIM1	DEBUG	TIM2/ TIM16/ TIM17/ LPTIM2	EVENOUT
	PB11	-	TIM2_ CH4	-	-	I2C3_ SDA	-	-	-	LPUART1_ TX	-	-	-	COMP2_ OUT	-	-	CM4_ EVENTOUT
(pen	PB12	-	TIM1_ BKIN	-	TIM1_ BKIN	I2C3_ SMBA	SPI2_ NSS/ I2S2_WS	-	-	LPUART1_ RTS	-	-	-	-	-	-	CM4_ EVENTOUT
Port B (continued)	PB13	-	TIM1_ CH1N	-	-	I2C3_ SCL	SPI2_ SCK/ I2S2_CK	-	-	LPUART1_ CTS	-	-	-	-	-	-	CM4_ EVENTOUT
Port	PB14	-	TIM1_ CH2N	-	I2S2_MCK	I2C3_ SDA	SPI2_ MISO	-	-	-	-	-	-	-	-	-	CM4_ EVENTOUT
	PB15	-	TIM1_ CH3N	-	-	I2C2_ SCL	SPI2_ MOSI/ I2S2_SD	-	-	-	-	-	-	-	-	-	CM4_ EVENTOUT

Pinouts, pin description and alternate functions

Table 21. Alternate functions (continued)

_		ı	1	1		ı	Tubic 2		ı	100) 811013		,		1		ı	1
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_ AF	TIM1/ TIM2/ LPTIM1	TIM1/ TIM2	SPI2S2/ TIM1/ LPTIM3	I2C1/ I2C2/ I2C3	SPI1/ SPI2S2	RF	USART1 / USART2	LPUART1	-	-	-	COMP1/ COMP2/ TIM1	DEBUG	TIM2/ TIM16/ TIM17/ LPTIM2	EVENOUT
	PC0	-	LPTIM1_ IN1	-	-	12C3_ SCL	-	-	-	LPUART1_ RX	-	-	-	-	-	LPTIM2_ IN1	CM4_ EVENTOUT
	PC1	-	LPTIM1_ OUT	-	SPI2_ MOSI/ I2S2_SD	I2C3_ SDA	-	-	-	LPUART1_ TX	-	-	-	-	-	-	CM4_ EVENTOUT
	PC2	-	LPTIM1_ IN2	-	-	-	SPI2_ MISO	-	-	-	-	-	-	-	-	-	CM4_ EVENTOUT
	PC3	-	LPTIM1_ ETR	-	-	-	SPI2_ MOSI/ I2S2_SD	-	-	-	-	-	-	-	-	LPTIM2_ ETR	CM4_ EVENTOUT
Port C	PC4	-	-	-	-	-	-	-	-	ı	-	-	-	-	1	-	CM4_ EVENTOUT
"	PC5	-	-	-	-	-	-	-	-	ı	-	-	-	-	1	-	CM4_ EVENTOUT
	PC6	1	-	-	-	ı	I2S2_ MCK	-	-	1	-	-	-	-	1	-	CM4_ EVENTOUT
	PC13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	CM4_ EVENTOUT
	PC14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	CM4_ EVENTOUT
	PC15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	CM4_ EVENTOUT
Port H	PH3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	CM4_ EVENTOUT

5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS} and, for parameter values based on characterization results, measurements are performed on the UFQFPN48 package.

5.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies, by tests in production on 100 % of the devices, with an ambient temperature at $T_A = 25$ °C and $T_A = T_A max$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = V_{DDA} = V_{BAT} = 3$ V. Typical values are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95 % of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

5.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 12.

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 13*.



Electrical characteristics STM32WL55/54xx

5.1.6 Power supply scheme




Figure 14. Power supply scheme

Caution:

Each power supply pair (such as V_{DD}/V_{SS} or V_{DDA}/V_{SS}) must be decoupled with filtering ceramic capacitors as shown in the above figure. These capacitors must be placed as close as possible to (or below) the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

Note: For the UFQFPN48 package, VREF+ is internally connected to VDDA.

5.1.7 Current consumption measurement

VDDSMPS
VDDSMPS
VDDSMPS
VDDRF
VDDRF
VDDRF
VDDRF
VDDRF
VDDA
VDD
VDD
MSv64326V2

Figure 15. Current consumption measurement scheme

5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in the tables below, may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard, extended mission profiles are available on demand.

Symbol	Ratings	Min	Max	Unit
V _{DDX} - V _{SS}	External main supply voltage (including V _{DD} , V _{DDA} , V _{DDRF} , V _{DDSMPS} , V _{BAT} , V _{REF+})	-0.3	3.9	
	Input voltage on FT_xx pins		min $(V_{DD}, V_{DDA}, V_{DDRF}, V_{DDSMPS}) + 3.9^{(3)(4)}$	V
V _{IN} ⁽²⁾	Input voltage on TT pins	V _{SS} - 0.3	3.9	
	Input voltage on any other pin		3.9	
ΔV _{DDx}	Variations between different V _{DDX} power pins of the same domain	-	50	mV
V _{SSx} -V _{SS}	Variations between all the different ground pins ⁽⁵⁾	-	50	IIIV
V _{REF+} - V _{DDA}	Allowed voltage difference for V _{REF+} > V _{DDA}	-	0.4	V

Table 22. Voltage characteristics⁽¹⁾

All main power (VDD, VDDRF, VDDA, VBAT) and ground (VSS) pins must always be connected to the external power supply, in the permitted range.

Electrical characteristics STM32WL55/54xx

- 2. V_{IN} maximum must always be respected. Refer to the next table for the maximum allowed injected current values.
- This formula must be applied only on the power supplies related to the I/O structure described in Table 20: STM32WL55/54xx pin definition.
- 4. To sustain a voltage higher than 4 V, the internal pull-up/pull-down resistors must be disabled.
- 5. Include VREF- pin.

Table 23. Current characteristics

Symbol	Ratings	Max	Unit
∑IV _{DD}	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	130	
∑IV _{SS}	Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾	130	
IV _{DD(PIN)}	Maximum current into each VDD power pin (source) ⁽¹⁾	130	
IV _{SS(PIN)}	Maximum current out of each VSS ground pin (sink) ⁽¹⁾	100	
	Output current sunk by any I/O and control pin, except FT_f	20	
I _{IO(PIN)}	Output current sunk by any FT_f pin	20	mA
	Output current sourced by any I/O and control pin	20	IIIA
71	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	100	
ΣΙ _{ΙΟ(ΡΙΝ)}	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	100	
(3)	Injected current on FT_xx, TT and RST pins, except PB0	-5 / +0 ⁽⁴⁾	
I _{INJ(PIN)} ⁽³⁾	Injected current on PB0	-5/0	
Σ I _{INJ(PIN)}	Total injected current (sum of all I/Os and control pins) ⁽⁵⁾	25	

- All main power (VDD, VDDRF, VDDA, VBAT) and ground (VSS) pins must always be connected to the external power supplies, in the permitted range.
- 2. This current consumption must be correctly distributed over all I/Os and control pins.
- 3. Positive injection (when V_{IN} > V_{DD}) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- 4. A negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer also to the previous table for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ∑|I_{INJ(PIN)}| is the absolute sum of the negative injected currents (instantaneous values).

Table 24. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	125	C

5.3 Operating conditions

5.3.1 Main performances

Table 25. Main performances at V_{DD} = 3 V

	Parameter	Test conditions	Тур	Unit
		VBAT (V _{BAT} = 3V, V _{DD} = 0 V)	0.005	
		Shutdown	0.031	
		Standby (32-Kbyte RAM retention)	0.360	
I _{CORE}	Core current consumption	Stop 2, RTC enabled	1	μΑ
		Sleep (16 MHz)	770	
		LPRun (2 MHz)	220	
		Run, SMPS ON (48 MHz)	3450	
Rx boos	sted	LoRa 125 kHz, SMPS ON	4.82	
Tylour	anuar .	434 to 490 MHz, 14 dBm, 3.3 V	21	
Tx low p	dowei	868 to 915 MHz, 14 dBm, 3.3 V	26	mA
Ty bich	nower	434 to 490 MHz, 22 dBm, 3.3 V	110.5	
i x nign	x high power	868 to 915 MHz, 22 dBm, 3.3 V	120	

5.3.2 General operating conditions

Table 26. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency	-		48	
f _{PCLK1}	Internal APB1 clock frequency	-	0		MHz
f _{PCLK2}	Internal APB2 clock frequency	-			
V _{DD}	Standard operating voltage	-	1.8 ⁽¹⁾	3.6	V
		ADC or COMP used	1.62		
V _{DDA}	Analog supply voltage	DAC used	1.71		
		VREFBUF used	2.4	3.6	
		ADC, DAC, COMP and VREFBUF not used	0		
V _{BAT}	Backup operating voltage	-	1.55	3.6	
V _{FBSMPS}	SMPS feedback voltage	-	1.4	3.6	
V_{DDRF}	Minimum RF voltage	-	1.8	3.6	
V _{IN}	I/O input voltage	TT I/O		V _{DD} + 0.3	V
		All I/O except TT	-0.3	min between min (V_{DD} , V_{DDA}) + 3.6 V and 5.5 $V^{(2)(3)}$	

Electrical characteristics STM32WL55/54xx

Table 26. General operating conditions (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
P_{D}	Power dissipation at $T_A = 85$ °C for suffix 6 version or $T_A = 105$ °C for suffix $7^{(4)}$	UFBGA73	-	392.0	mW
TA	Ambient temperature for suffix 6 version Ambient temperature for the suffix 7 version	Maximum power dissipation	-40	85	
		Low-power dissipation ⁽⁵⁾		105	°C
		Maximum power dissipation	-40	105	C
		Low-power dissipation ⁽⁵⁾		125	
TJ	Junction temperature range	Suffix 6 version	-40	105	°C
		Suffix 7 version	-4 0	125	

- 1. When the reset is released, the functionality is guaranteed down to $\rm V_{\sc BOR0}$ min.
- This formula has to be applied only on the power supplies related to the I/O structure described in Table 20: STM32WL55/54xx pin definition. Maximum I/O input voltage is the smallest value between min (V_{DD}, V_{DDA}) + 3.6 V and 5.5 V.
- 3. For operation with voltage higher than min (V_{DD}, V_{DDA}) + 0.3 V, the internal pull-up and pull-down resistors must be disabled.
- If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see *Table 102: Package thermal characteristics*).
- In low-power dissipation state, T_A can be extended to this range, as long as T_J does not exceed T_J max (see Table 102: Package thermal characteristics).

5.3.3 Sub-GHz radio characteristics

Electrical characteristics of the sub-GHz radio are given with the following conditions unless otherwise specified:

- V_{DD} = 3.3 V. The current consumption is measured as described in *Figure 15*.
 I_{DD} includes current consumption of all supplies (V_{DDRF}, V_{DDSMPS}, V_{DD}, V_{DDA}, V_{BAT}).
 All peripherals except Sub-GHz radio are disabled and the system is in Standby mode.
- Temperature = 25 °C
- HSE32 = 32 MHz
- $F_{RF} = 434/868/915 \text{ MHz}$
- All RF impedances matched using reference design
- Reference design implementing a 32 MHz crystal oscillator
- Transmit mode output power defined in 50 Ω load
- FSK BER (bit error rate) = 0.1 %, 2-level FSK modulation without pre-filtering, BR = 4.8 Kbit/s, FDA = 5 kHz, BW_F = 20 kHz
- LoRa PER (packet error rate) = 1 %, packet of 64 bytes, preamble of 8 bytes, error correction code CR = 4/5, CRC on payload enabled, no reduced encoding, no implicit header
- Sensitivities given using highest LNA gain step
- Power consumption measured with -140 dBm signal and AGC ON
- Blocking immunity, ACR and co-channel rejection, given for a single tone interferer and referenced to sensitivity +6 dB, blocking tests performed with unmodulated signal
- Bandwidth expressed on DSB (double-sided band)

Table 27. Operating range of RF pads

Pad	Description	Max	Unit
RFI_P/RFI_N	RF input power when in RX operation mode ⁽¹⁾	0	dBm
RFO_LP/RFO_HP/VR_PA	Voltage standing wave ratio (VSWR)	10:1	-

1. When not in RX operation mode (typically on DirectTie implementations), up to 22 dBm is accepted.



Electrical characteristics STM32WL55/54xx

Table 28. Sub-GHz radio power consumption

Symbol	Mode	Conditions		Min	Тур	Max	Unit
	Deep-Sleep mode (Sleep with cold start) ⁽¹⁾⁽²⁾	All blocks off		-	50	-	nA
	Sleep mode	Configuration retained		-	140	ı	
	(with warm start) ⁽²⁾⁽³⁾	Configuration retained + RC64k		-	810	-	
	Sleep, LDO mode ⁽⁴⁾	LDO, band-gap, RC 13 MHz on	HSE32 off	-	414	-	μA
			HSE32 on	-	564	-	
	Sleep, SMPS mode ⁽⁴⁾	Band-gap, RC 13 MHz on, SMPS 40 mA max	HSE32 off	-	700	-	
			HSE32 on	-	950	ī	
	Standby mode (RC 13 MHz on)	RC 13 MHz on, HSE32 off		-	0.7	-	
I _{DD}	Standby mode (HSE32)	SMPS mode	40 mA max settings	-	1.05	-	
		LDO mode		-	0.99	-	mA
	Synthesizer	SMPS mode used with 40 mA drive capability		-	2.66	-	
	mode	LDO mode		-	4.05	-	
	Receive mode, SMPS mode used		FSK 4.8 Kbit/s	-	4.47	-	- mA
			LoRa 125 kHz	-	4.82	-	
			Rx boosted, FSK 4.8 Kbit/s	-	5.12	-	
			RX boosted, LoRa 125 kHz	-	5.46	-	
	Receive mode, LDO mode used	FSK 4.8 Kbit/s		-	8.18	-	IIIA
		LoRa 125 kHz			8.90		
		RX boosted	FSK 4.8 Kbit/s		9.52		
			LoRa 125 kHz		10.22		

^{1.} Cold start is equivalent to device at POR or when the device wakes up from Sleep mode with all blocks off.

^{2.} Only Sub-GHz radio power consumption.

^{3.} Warm start only happens when the device wakes up from Sleep mode with its configuration retained,

^{4.} System in Stop 0 mode range 2.

Table 29. Sub-GHz radio power consumption in transmit mode

Symbol	Frequency band (MHz)	PA match (conditions)	Power output ⁽¹⁾	Тур	Unit
			+14 dBm, V _{DDRF} = 3.3 V	23.5	
	868 to 915	Low power	+10 dBm, V _{DDRF} = 3.3 V	17.5	
		(optimized for 14 dBm)	+14 dBm, V _{DDRF} = 1.8 V	41.5	
	969 to 015		+10 dBm, V _{DDRF} = 1.8 V	28.5	
	000 10 915		+15 dBm, V _{DDRF} = 3.3 V	25.5	
		Low power	+10 dBm, V _{DDRF} = 3.3 V	15	
		(optimal settings) ⁽²⁾	+15 dBm, V _{DDRF} = 1.8 V	51	
			+10 dBm, V _{DDRF} = 1.8 V	25	
			+14 dBm, V _{DDRF} = 3.3 V	22.5	
	434 to 490	Low power	+10 dBm, V _{DDRF} = 3.3 V	13.5	
		(optimized for 14 dBm)	+14 dBm, V _{DDRF} = 1.8	39.5	
	434 to 400		+10 dBm, V _{DDRF} = 1.8 V	22.5	
	434 (0 490	_	+15 dBm, V _{DDRF} = 3.3 V	24.5	
			+10 dBm, V _{DDRF} = 3.3 V	13.5	
loo -		Low power (optimal settings)	+15 dBm, V _{DDRF} = 1.8 V	43	
			+10 dBm, V _{DDRF} = 1.8 V	21.5	mA
'DD	868 to 915 434 to 490	Low-power PA, SMPS OFF	+14 dBm, V _{DDRF} = 3.3 V	45.5	111/4
	434 to 490	Low-power r A, Sivil 3 Of r	14 dBill, VDDRF = 3.3 V	43.5	
			+22 dBm, V _{DDRF} = 3.3 V	120	
		High power	+20 dBm, V _{DDRF} = 3.3 V	107.5	
		(optimized for 22 dBm)	+17 dBm, V _{DDRF} = 3.3 V	98	
	868 to 915		+14 dBm, V _{DDRF} = 3.3 V	92	
			+20 dBm, V _{DDRF} = 3.3 V	92.5	
		High power (optimal settings)	+17 dBm, V _{DDRF} = 3.3 V	58	
			+14 dBm, V _{DDRF} = 3.3 V	45.5	
			+22 dBm, V _{DDRF} = 3.3 V	110.5	
		High power	+20 dBm, V _{DDRF} = 3.3 V	90	
		(optimized for 22 dBm)	+17 dBm, V _{DDRF} = 3.3 V	71	
	434 to 490		+14 dBm, V _{DDRF} = 3.3 V	59	
			+20 dBm, V _{DDRF} = 3.3 V	72	
		High power (optimal settings)	+17 dBm, V _{DDRF} = 3.3 V	43.5	
			+14 dBm, V _{DDRF} = 3.3 V	38	

These power outputs correspond to the settings programmed in the device. Depending on the board, up to 2 dB less than
the setting are expected.

Optimal settings can be used to optimize power consumption when the output power is NOT 22 dBm (high power) or 14 dBm (low power). In that case, a dedicated firmware configuration associated to a dedicated board matching network (see AN5457 for details) corresponding to the custom output power, can be used.



DS13293 Rev 5 73/150

Table 30. Sub-GHz radio general specifications

Symbol	Description	Conditions	Min	Тур	Max	Unit
FR	Frequency synthesizer range	Low-power PA	150	-	960	MHz
FSTEP	Frequency synthesizer step	High-resolution mode HSE32 / 2 ⁽²⁾⁽⁵⁾	-	095	-	Hz
(1)		100 kHz offset	-	-100	-	
PHN ⁽¹⁾ (2)	Synthesizer phase noise (868 to 915 MHz)	1 MHz offset	-	-120	-	dBc/Hz
	,	10 MHz offset	-	-135	-	
TS_FS	Synthesizer wakeup time	From Standby, HSE32 mode	-	40	-	
TS_HO P	Synthesizer hop time	10 MHz step	-	40	-	μs
TS_OS C	Crystal oscillator wakeup time	From Standby, RC ⁽³⁾ normal mode from HSE32 off	-	170	-	
OSC_ TRM	Crystal oscillator trimming range for crystal frequency error compensation ⁽⁴⁾	Min/max XTAL specifications	±15	±30	-	ppm
BR_F	Bitrate, FSK	Programmable (min modulation index is 0.5)	0.6	-	300 ⁽⁵⁾	Kbit/s
FDA	Frequency deviation, FSK	Programmable (FDA + BR_F/2 ≤ 250 kHz)	0.6	-	200	kHz
BR_L	Bitrate, LoRa	Min for SF12, BW_L = 7.8 kHz Max for SF5, BW_L = 500 kHz	0.018	-	62.5 ⁽⁶⁾	Kbit/s
BW_L	Signal BW, LoRa	Programmable	7.8	-	500 ⁽⁶⁾	kHz
SF	Spreading factor for LoRa	Programmable, chips/symbol = 2 ^{SF}	5	-	12	-

Phase Noise specifications are given for the recommended PLL bandwidth to be used for the specific modulation/BR, optimized settings may be used for specific applications.

^{2.} Phase Noise is not constant over frequency, due to the topology of the PLL. For two frequencies close to each other, the phase noise may change significantly

^{3.} Wakeup time till crystal oscillator frequency is within ±10 ppm.

^{4.} OSC_TRIM is the available trimming range to compensate for crystal initial frequency error and to allow crystal temperature compensation implementation. The total available trimming range is higher and allows the compensation for all device process variations

Maximum bit rate is assumed to scale with the RF frequency: for example 300 Kbit /s in the 869-to-915 MHz frequency band and only 50 Kbit/s at 150 MHz.

^{6.} For RF frequencies below 400 MHz, there is a scaling between the frequency and supported bandwidth. Some bandwidths may not be available below 400 MHz.

Table 31. Sub-GHz radio receive mode specifications

Symbol	Description	Conditions	Min	Тур	Max	Unit
		BR = 0.6 Kbit/s, FDA = 0.8 kHz, BW = 4 kHz	-	-125	-	
	Sensitivity 2-FSK,	BR = 1.2 Kbit/s, FDA = 5 kHz, BW = 20 kHz	-	-123	-	
RXS_2FB	RX boosted gain, split RF paths for RX and Tx,	BR = 4.8 Kbit/s, FDA = 5 kHz, BW = 20 kHz	-	-117	-	
	RF switch insertion loss excluded	BR = 38.4 Kbit/s, FDA = 40 kHz, BW = 160 kHz	-	-108	-	
		BR = 250 Kbit/s, FDA = 125 kHz, BW = 500 kHz	-	-103	-	
		BW = 10.4 kHz, SF = 7	-	-135	-	
ĺ	Sensitivity LoRa, RX boosted gain, split RF paths for RX and Tx, RF switch insertion loss excluded	BW = 10.4 kHz, SF = 12	-	-148	-	
		BW = 125 kHz, SF = 7	-	-125	-	dBm
D)/0 D		BW = 125 kHz, SF = 12	-	-138	-	
RXS_LB		BW = 250 kHz, SF = 7	-	-122	-	
		BW = 250 kHz, SF = 12	-	-135	-	
		BW = 500 kHz, SF = 7	-	-118	-	
		BW = 500 kHz, SF = 12	-	-130	-	
RSX_2F	Sensitivity 2-FSK, RX power saving gain with direct tie connection between RX and Tx	BR = 4.8 Kbit/s, FDA = 5 kHz, BW = 20 kHz	-	-115	-	
RXS_L	Sensitivity LoRa, RX power saving gain with direct tie connection between RX and Tx	BW = 125 kHz, SF = 12	-	-135	-	
CCR_F	Co-channel rejection, FSK	-	-	-9	-	
000 1	On the same desire the same de Da	SF = 7	-	7	-	
CCR_L	Co-channel rejection, LoRa	SF = 12	-	19	-	
ACR_F	Adjacent channel rejection, FSK	Offset = ±50 kHz	-	44	-	
ACD I	Adjacent channel rejection LeDe	Offset = ±1.5 x BW_L, BW = 125 kHz, SF = 7	-	60	ī	
ACR_L	Adjacent channel rejection, LoRa	Offset = ±1.5 x BW_L, BW = 125 kHz, SF = 12	-	71	-	dB
		Offset = ±1 MHz, BR = 4.8 Kbit/s, FDA = 5 kHz, BW = 20 kHz	-	67	-	
BI_F	Blocking immunity, FSK	Offset = ±2 MHz, BR = 4.8 Kbit/s, FDA = 5 kHz, BW = 20 kHz	-	70	-	
		Offset = ±10 MHz, BR = 4.8 Kbit/s, FDA = 5 kHz, BW = 20 kHz	-	76	-	

Table 31. Sub-GHz radio receive mode specifications (continued)

Symbol	Description	Conditions	Min	Тур	Max	Unit	
		Offset = ±1 MHz, BW = 125 kHz, SF = 12	-	87	-		
BI_L	Blocking immunity, LoRa	Offset = ±2 MHz, BW = 125 kHz, SF = 12	-	91	-	dB	
		Offset = ±10 MHz, BW = 125 kHz, SF = 12	-	96	-		
IIP3	Third order input intercept point	Unwanted tones are 1 MHz and 1.96 MHz above LO. 868 to 915 MHz band	-	– 9	-	dBm	
IIF3	Trilla order iripat intercept point	Unwanted tones are 1 MHz and 1.96 MHz above LO. 433 MHz band	-	-15	-	apin	
IMA	Image attenuation	Without IQ calibration	-	30	-	dB	
IIVIA	Image attenuation	With IQ calibration	-	54	-	ив	
BW_F	DSB channel filter BW, FSK	Programmable, typical values	4.8	-	467	kHz	
TS_RX	Receiver wakeup time	FS to RX	-	41	-	μs	
	Maximum tolerated frequency offset between transmitter and receiver, SF7 to SF12	All bandwidths, ±25 % of BW. The tighter limit between this line and the three lines below applies.	-	±25	-	BW	
FERR_L	Maximum tolerated frequency	SF12	-50	-	50		
	offset between transmitter and	SF11	-100	-	100	ppm	
	receiver, SF10 to SF12	SF10	-200	ı	200		

Table 32. Sub-GHz radio transmit mode specifications

Symbol	Description	Conditions	Min	Тур	Max	Unit
TXOP	Max RF output power	Highest power step setting for low-power PA (LP PA)	-	+15 ⁽¹⁾	-	dBm
IXOF	Iwax Kir output power	Highest power step setting for high-power PA (HP PA)	-	+22	-	ubili
		LP PA, under SMPS or LDO VDDop range from 1.8 to 3.7 V	-	0.5	-	
TXDRP	RF output power drop versus supply voltage	HP PA, +22 dBm, V_{DD} = 2.7 V	-	2	-	dB
	versus supply voltage	HP PA, +22 dBm, V_{DD} = 2.4 V	-	3	-	
		HP PA, +22 dBm, V_{DD} = 1.8 V	-	6	-	
TXPRNG	RF output power range	Programmable in 31 steps, typical value	TXOP-31	-	TXOP	dBm
TXACC	RF output power step accuracy	-	-	±2	-	dB

Table 32. Sub-GHz radio transmit mode specifications (continued)

Symbol	Description	Conditions	Min	Тур	Max	Unit
TXRMP	PA ramping time	Programmable	10	-	3400	
TS_TX	TX wakeup time	Frequency synthesizer enabled	-	36 + PA ramping	-	μs

^{1.} For low-power PA, +15 dBm maximum RF output power can be reached with optimal settings.

Table 33. Sub-GHz radio power management specifications

Symbol	Description	Conditions		equen (MHz)	•	Unit	
			470	490	868		
TRPOR	Required POR reset pulse duration	For V _{DD} ≥ 1.8 V	50	100	-	μs	
VEOLL	End-of-life low-threshold voltage	-	1.81	1.89	1.96	V	
VEOLH	End-of-life high-threshold voltage	-	1.86	1.94	2.1	\ \	
VEOLD	End-of-life hysteresis voltage	VEOLH - VEOLL	50	53	56	mV	
VREG	Main regulated supply	LDO or SMPS over process, voltage and temperature range	1.47	1.55	1.62	٧	
LDTDOMBO	Load transient for ILSMPS 100 µA to High BW mode		-	25	-	.,	
LDTRSMPS 100 mA in 10 µs LDO running		Low BW mode	-	47	-	mV	
ILSMPS	SMPS load current	-	-	-	100	mA	
IDDSMPS	SMPS guiescent current	SMPS high power, V _{DD} = 3.3 V	-	538	-	μA	
IDDSWII 3	Joint 5 quiescent current	SMPS low power, V _{DD} = 3.3 V	-	460	-	μΛ	
		SMPS 100 mA max V_{DD} = 3.3 V, ILSMPS = 6 mA	-	71	-		
		SMPS 100 mA max V_{DD} = 3.3 V, ILSMPS = 50 mA	-	89	-		
EFFSMPS	SMPS converter average efficiency EFF = VREG x ILOAD / V _{DDSMPS} x IDD	SMPS 100 mA max V_{DD} = 1.8 V, ILSMPS = 6 mA	-	88	-	%	
	DDSMPS X 123	SMPS 100 mA max V_{DD} = 2.0 V, ILSMPS = 50 mA	-	91	-		
		SMPS 100 mA max V_{DD} = 3.3 V, ILSMPS = 100 mA	-	86	-		
Cout	Shared between LDO and SMPS	±20 % tolerance	-	470	-	nF	
Lout	SMPS inductor	-	-	15	-	μH	
TSSMPS	Sleep and Sleep, SMPS startup time	For ILIM = 50 mA	-	70	-	μs	



Table 33. Sub-GHz radio power management specifications (continued)

Symbol	Description	Conditions	Frequency (MHz)			Unit
			470	490	868	
		V _{DD} = 3.3 V, ILOAD = 0 to 100 mA, current limiter off	-	95	-	
IDDLDO	LDO quiescent current	V _{DD} = 3.3 V, ILOAD = 100 mA, current limiter on	-	380	-	μΑ
		V _{DD} = 3.3 V, ILOAD = 50 mA, current limiter on	-	280	-	
ILDO	LDO load current	-	-	100	-	mA
LDTRLDO	Load transient for ILDO 100 µA to 100 mA in 10 µs	-	-	25	-	mV
TSLDO	Sleep and Sleep, LDO startup time	For ILIM = 50 mA	-	60	-	μs
VDIG	Digital regulator target voltage	-	1.14	1.2	1.26	V
ILM ⁽¹⁾	Current limiter max value	-	25	50	200	mA

^{1.} The default current limiter value is set to 50 mA.

5.3.4 Operating conditions at power-up/power-down

Parameters given in the table below are derived from tests performed under the ambient temperature condition summarized in *Table 26: General operating conditions*.

Table 34. Operating conditions at power-up/power-down

Symbol	Parameter	Min	Max	Unit
+	V _{DD} rise time rate	-	∞	
t _{VDD}	V _{DD} fall time rate	10	8	
+	V _{DDA} rise time rate	0	8	μs/V
t _{VDDA}	V _{DDA} fall time rate	10	8	μ5/ ν
•	V _{DDRF} rise time rate	-	80	
t _{VDDRF}	V _{DDRF} fall time rate	-	8	

5.3.5 Embedded reset and power-control block characteristics

Parameters given in the table below are derived from tests performed under the ambient temperature conditions summarized in *Table 26: General operating conditions*.

Table 35. Embedded reset and power-control block characteristics

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
t _{RSTTEMPO} (2)	Reset temporization after BOR0 is detected	V _{DD} rising	-	250	400	μs
V _{BOR0} ⁽²⁾	Brownout reset threshold 0	Rising edge	1.72	1.76	1.80	
VBOR0`	Brownout reset threshold o	Falling edge	1.70	1.74	1.78	
V	Drawpout road throshold 1	Rising edge	2.06	2.10	2.14	
V _{BOR1}	Brownout reset threshold 1	Falling edge	1.96	2.00	2.04	
V	Province tracet threehold 2	Rising edge	2.26	2.31	2.35	
V_{BOR2}	Brownout reset threshold 2	Falling edge	2.16	2.20	2.24	
V	Province tracet threehold 2	Rising edge	2.56	2.61	2.66	
V _{BOR3}	Brownout reset threshold 3	Falling edge	2.47	2.52	2.57	V
V	rownout reset threshold 4	Rising edge	2.85	2.90	2.95	V
V _{BOR4}		Falling edge	2.76	2.81	2.86	
V	Programmable voltage detector threshold 0	Rising edge	1.88	1.95	2.02	
V _{PVD0}	Programmable voltage detector tilleshold o	Falling edge	1.83	1.90	1.97	
V	VD threshold 1	Rising edge	2.26	2.31	2.36	
V _{PVD1}		Falling edge	2.15	2.20	2.25	
V _{PVD2}	/D threshold 2	Rising edge	2.41	2.46	2.51	
V PVD2	F VD tilleshold 2	Falling edge	2.31	2.36	2.41	
V	PVD threshold 3	Rising edge	2.56	2.61	2.66	
V _{PVD3}	FVD tilleshold 3	Falling edge	2.47	2.52	2.57	
V	PVD threshold 4	Rising edge	2.69	2.74	2.79	
V_{PVD4}	FVD tilleshold 4	Falling edge	2.59	2.64	2.69	V
V	PVD threshold 5	Rising edge	2.85	2.91	2.96	V
V_{PVD5}	F VD tilleshold 5	Falling edge	2.75	2.81	2.86	
V	PVD threshold 6	Rising edge	2.92	2.98	3.04	
V _{PVD6}	FVD tilleshold o	Falling edge	2.84	2.90	2.96	
V	Livetenseis veitense of PODLIO	Hysteresis in continuous mode	-	20	-	
V _{hyst_} BORH0	Hysteresis voltage of BORH0	Hysteresis in other mode	-	30	-	mV
V _{hyst_BOR_PVD}	Hysteresis voltage of BORH (except BORH0) and PVD	-	-	100	-	
I _{DD} (BOR_PVD) ⁽²⁾	BOR ⁽³⁾ (except BOR0) and PVD consumption from V _{DD}	-	-	1.1	1.6	μA

Table 35. Embedded reset and p	power-control block characteristics ((continued)
--------------------------------	---------------------------------------	-------------

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
V	V _{DDA} peripheral voltage monitoring	Rising edge	1.61	1.65	1.69	V
V_{PVM3}	V _{DDA} periprieral voltage monitoring	Falling edge	1.6	1.64	1.68	V
V _{hyst_PVM3}	PVM3 hysteresis	-	-	10	-	mV
I _{DD} (PVM3) ⁽²⁾	PVM3 consumption from V _{DD}	-	-	2	-	μA

^{1.} Continuous mode means Run and Sleep modes, or temperature sensor enable in LPRun and LPSleep modes.

5.3.6 Embedded voltage reference

Parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 26: General operating conditions*.

Table 36. Embedded internal voltage reference

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Internal reference voltage	–40 °C < T _J < +105 °C	1.182	1.212	1.232	V
t _{S_vrefint} (1)	ADC sampling time when reading the internal reference voltage	-	4 ⁽²⁾	-	1	116
t _{start_vrefint}	Start time of reference voltage buffer when ADC is enable	-	-	8	12 ⁽²⁾	μs
I _{DD} (V _{REFINTBUF})	V_{REFINT} buffer consumption from V_{DD} when converted by ADC	-	-	12.5	20 ⁽²⁾	μΑ
ΔV_{REFINT}	Internal reference voltage spread over the temperature range	V _{DD} = 3.3 V	-	5	7.5 ⁽²⁾	mV
T _{Coeff}	Temperature coefficient	–40 °C < T _J < +105 °C	-	30	50 ⁽²⁾	ppm/°C
A _{Coeff}	Long term stability	1000 hours, T = 25 °C	-	300	1000 ⁽²⁾	ppm
V _{DDCoeff}	Voltage coefficient	3.0 V < V _{DD} < 3.6 V	-	250	1200 ⁽²⁾	ppm/V
V _{REFINT_DIV1}	1/4 reference voltage		24	25	26	24
V _{REFINT_DIV2}	1/2 reference voltage	-	49	50	51	% V _{REFINT}
V _{REFINT_DIV3}	3/4 reference voltage		74	75	76	IXEI IIVI

^{1.} The shortest sampling time can be determined in the application by multiple iterations.

^{2.} Guaranteed by design.

^{3.} BOR0 is enabled in all modes (except Shutdown) and its consumption is therefore included in the supply current characteristics tables.

^{2.} Guaranteed by design.




Figure 16. V_{REFINT} versus temperature

5.3.7 Supply current characteristics

The current consumption is a function of several parameters and factors such as operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in Figure 15.

Typical and maximum current consumption

The device is put under the following conditions:

- All I/O pins are in analog input mode.
- All peripherals are disabled, except when explicitly mentioned.
- The flash memory access time is adjusted with the minimum wait-states number, depending on the f_{HCLK} frequency. Refer to the table 'Number of wait states according to flash clock (HCLK3) frequency' in the reference manual (RM0461).
- f_{PCLK} = f_{HCLK} when the peripherals are enabled.
- $f_{PCLK} = f_{HCLK} = f_{HCLKS}$ for the flash memory and shared peripherals.

Parameters given in the tables below (*Table 37* to *Table 56*) are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 26: General operating conditions*.

Table 37. Current consumption in Run and LPRun modes on CPU1, CoreMark code with data running from flash memory, ART enable (cache ON, prefetch OFF)

		Co	nditions			Ту	/p			Max ⁽¹⁾								
Symbol	Parameter	-	Voltage scaling	f _{HCLK} (MHz)	25 °C	55 °C	85 °C	105 °C	25 °C	85 °C	105 °C	Unit						
				16	1.85	1.90	1.95	2.10	2.20	2.40	2.80							
			Range 2	8	1.10	1.15	1.20	1.30	1.40	1.60	1.90							
				2	0.585	0.610	0.670	0.760	-	-	-							
				16	1.50	1.45	1.65	1.70	-	-	-							
			SMPS Range 2	8	1.00	1.05	1.05	1.10	-	-	-							
L (Dun)	Supply current	f _{HCLK} = f _{MSI} All peripherals		f _{HCLK} = f _{MSI} All peripherals disabled	All peripherals	90 =	2	0.730	0.750	0.780	0.830	-	-	-				
I _{DD} (Run)	in Run mode	e All peripherals	All peripherals				48	5.55	5.65	5.80	5.95	7.40	11.0	14.0				
									Range 1	32	3.85	3.95	4.05	4.20	5.60	8.40	13.0	mA
											16	2.15	2.20	2.30	2.45	3.70	6.60	11.0
				48	3.40	3.45	3.55	3.60	-	-	-							
			SMPS Range 1	32	2.50	2.55	2.60	2.65	-	-	-							
			i talige i	16	1.60	1.60	1.65	1.70	-	-	-							
								2	0.220	0.235	0.290	0.380	0.270	0.490	0.880			
I _{DD} (LPRun)		sabled	1	0.120	0.135	0.185	0.275	0.150	0.390	0.780								
(=: : ::)		All peripherals dis	All peripherals d		0.4	0.058	0.0715	0.120	0.210	0.084	0.330	0.710						

^{1.} Guaranteed by characterization results, unless otherwise specified.





Table 38. Current consumption in Run and LPRun modes on CPU1 and CPU2, CoreMark code with data running from SRAM1

		Co	nditions			Ту	/p		
Symbol	Parameter	-	Voltage scaling	f _{HCLK} (MHz)	25 °C	55 °C	85 °C	105 °C	Unit
			Range 2	16	2.5	2.55	2.65	2.75	
			Dance 4	48	8.00	8.15	8.35	8.55	
I _{DD}	Supply current in	f _{HCLK} = f _{MSI}	Range 1	32	5.80	5.90	6.05	6.25	
(Run)	Run mode	All peripherals disabled		48	4.75	4.85	4.95	5.00	
			SMPS Range 1	32	3.50	3.60	3.65	3.75	mA
			range i	16	2.20	2.25	2.30	2.40	
		_		2	0.350	-	-	-	
I _{DD} (I PRun)	I_{DD} Supply current in $f_{HCLK} = f_{MSI}$ (LPRun) LPRun mode All peripherals disal			1	0.185	-	-	-	
(=: 1 (a)	(LPRUII) LPRUII Mode	All periprierals disabled		0.4	0.0805	-	-	-	

Table 39. Current consumption in Run and LPRun modes on CPU1, CoreMark code with data running from SRAM1

		Co	nditions			Ту	ур			Max ⁽¹⁾						
Symbol	Parameter	-	Voltage scaling	f _{HCLK} (MHz)	25 °C	55 °C	85 °C	105 °C	25 °C	85 °C	105 °C	Unit				
				16	1.90	1.90	2.00	2.10	2.20	2.40	2.80					
			Range 2	8	1.10	1.15	1.20	1.30	1.40	1.60	2.00					
				2	-	-	-	-	-	-	-					
				16	1.40	1.45	1.50	1.55	-	-	-					
								8	1.00	1.05	1.05	1.10	-	-	-	
I _{DD}	IDD Supply culterit 1		range 2	2	0.730	0.750	0.780	0.825	-	-	-					
(Run)	in Run mode			48	5.65	5.75	5.90	6.05	6.50	6.70	7.10					
			Range 1	32	3.90	4.00	4.10	4.25	4.60	4.80	5.20	mA				
										16	2.20	2.25	2.30	2.45	2.50	2.80
				48	3.45	3.50	3.60	3.65	-	-	-					
			SMPS Range 1	32	2.50	2.55	2.60	2.70	-	-	-					
		Range 1	i taligo i	16	1.60	1.60	1.65	1.70	-	-	-					
				2	0.220	0.230	0.285	0.375	0.240	0.480	0.860					
I _{DD} (LPRun)		hled	1	0.120	0.130	0.180	0.270	0.140	0.380	0.770						
(== : :::::)		Run mode All peripherals disable		0.4	0.052	0.064	0.115	0.205	0.077	0.320	0.710					

^{1.} Guaranteed by characterization results, unless otherwise specified.



Table 40. Typical current consumption in Run and LPRun modes on CPU1, with different codes running from flash memory, ART enable (cache ON, prefetch OFF)

Symbol	Parameter		Conditions		Тур	Unit	Тур	Unit
Syllibol	Parameter	-	Voltage scaling	Code	25 °C	Oilit	25 °C	Offic
				Reduced code	1.90		118.75	
				CoreMark ⁽¹⁾	1.85		115.63	
			Range 2 f _{HCLK} = 16 MHz	Dhrystone 2.1	1.85		115.63	
			HCLK 10 WI 12	Fibonacci	1.80		112.50	
				While(1)	1.60		100.00	
				Reduced code	1.45		90.63	
			SMPS	CoreMark ⁽¹⁾	1.40		87.50	
			Range 2 f _{HCLK} = 16 MHz	Dhrystone 2.1	1.40		87.50	μΑ/MHz
				Fibonacci	1.40		87.50	
I (Dun)	Supply current in	f _{HCLK} = f _{MSI}		While(1)	1.30	mΛ	81.25	
I _{DD} (Run)	Run mode	All peripherals disabled		Reduced code	5.70	mA	118.75	
			5 .	CoreMark ⁽¹⁾	5.55		115.63	
			Range 1 f _{HCLK} = 48 MHz	Dhrystone 2.1	5.50		114.58	
			HCLK 10 WH2	Fibonacci	5.40		112.50	
				While(1)	4.65		96.88	
				Reduced code	3.50		72.92	
			SMPS	CoreMark ⁽¹⁾	3.40		70.83	
			Range 1	Dhrystone 2.1	3.40		70.83	
			f _{HCLK} = 48 MHz	Fibonacci	3.30		68.75	
				While(1)	2.90		60.42	

Table 40. Typical current consumption in Run and LPRun modes on CPU1, with different codes running from flash memory, ART enable (cache ON, prefetch OFF) (continued)

		I	•	· ·	Ť.				
Symbol	Parameter		Conditions			Unit	Тур	Unit	
Symbol	rarameter	-	Voltage scaling	Code	25 °C	Oilit	25 °C	Oillt	
				Reduced code	0.225		112.50		
				CoreMark ⁽¹⁾	0.220		110.00		
I _{DD} (LPRun)	Supply current in LPRun mode	f _{HCLK} = f _{MSI} = 2 MHz All peripherals disabled		Dhrystone 2.1	0.220	mA	110.00	μΑ/MHz	
		7 iii periprieraio dioabied		Fibonacci	0.240		120.00		
				While(1)	0.175		87.50		

^{1.} CoreMark used for characterization results provided in *Table 37* and *Table 40*.



Table 41. Typical current consumption in Run and LPRun modes on CPU1, with different codes running from SRAM1

Symbol	Parameter		Conditions		Тур	- Unit	Тур	Unit					
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit					
				Reduced code	1.95		121.88						
				CoreMark ⁽¹⁾	1.90		118.75						
			Range 2 f _{HCLK} = 16 MHz	Dhrystone 2.1	1.90		118.75						
			HCLK - 10 WI 12	Fibonacci	1.90		118.75						
				While(1)	1.75		109.38						
		fhclk = fmsi		Reduced code	1.45		90.63						
			Range 2	CoreMark ⁽¹⁾	1.45		90.63						
			SMPS ON f _{HCLK} = 16 MHz	Dhrystone 2.1	1.45		90.63						
				Fibonacci	1.45		90.63	μ A /MHz					
I (Pup)	Supply current			While(1)	1.35	mA	84.38						
I _{DD} (Run)	in Run mode	All peripherals disabled		Reduced code	5.90	IIIA	122.92						
				CoreMark ⁽¹⁾	5.65		117.71						
			•	•	_	•	•	Range 1 f _{HCLK} = 48 MHz	Dhrystone 2.1	5.70		118.75	
			HCLK - 40 MI IZ	Fibonacci	5.65		117.71						
				While(1)	5.10		106.25						
				Reduced code	3.60		75.00						
			Range 1	CoreMark ⁽¹⁾	3.45		71.88						
			SMPS ON	Dhrystone 2.1	3.50		72.92						
		f _I	f _{HCLK} = 48 MHz	Fibonacci	3.45		71.88						
				While(1)	3.15		65.63						

DS13293 Rev 5

Table 41. Typical current consumption in Run and LPRun modes on CPU1, with different codes running from SRAM1 (continued)

		1		<u> </u>				
Symbol	Parameter		Conditions		Тур	Unit	Тур	Unit
Symbol	Farameter	-	Voltage scaling	Code	25 °C	Oille	25 °C	Onit
				Reduced code	0.225		112.50	
				CoreMark ⁽¹⁾	0.220		110.00	
I _{DD} (LPRun) ⁽²⁾	Supply current in LPRun mode	f _{HCLK} = f _{MSI} = 2 MHz All peripherals disabled		Dhrystone 2.1	0.225	mA	112.50	μΑ/MHz
		7 th periprierate disabled		Fibonacci	0.225		112.50	
				While(1)	0.195		97.50	

- 1. CoreMark used for characterization results provided in *Table 37* and *Table 40*.
- 2. Flash memory in power-down mode.

Table 42. Current consumption in Sleep and LPSleep modes on CPU1, flash memory ON

		Condit	ions			Ту	ур			Max ⁽¹⁾		
Symbol	Parameter	-	Voltage scaling	f _{HCLK} (MHz)	25 °C	55 °C	85 °C	105 °C	25 °C	85 °C	105 °C	Unit
				16	0.770	0.800	0.860	0.955	1.00	1.30	1.60	
			Range 2	8	0.570	0.600	0.655	0.745	0.780	0.990	1.40	
				2	0.445	0.470	0.525	0.615	0.650	0.860	1.30	
				48	1.70	1.70	1.80	1.90	2.10	2.30	2.70	
I _{DD} (Sleep)	I _{DD} (Sleep) Supply current in Sleep mode		Range 1	32	1.25	1.30	1.40	1.50	1.60	1.90	2.30	
				16	0.845	0.875	0.945	1.05	1.10	1.40	1.80	
					48	1.35	1.40	1.45	1.50	-	-	-
			SMPS Range 1	32	1.15	1.15	1.20	1.25	-	-	-	
			i tanga i	16	0.895	0.915	0.950	1.00	-	-	-	
			•	2	0.068	0.0805	0.130	0.220	0.095	0.330	0.720	
I (I DCloop)	Supply current			1	0.044	0.0565	0.105	0.195	0.069	0.310	0.700	
I _{DD} (LPSieep)		All peripherals disabled		0.4	0.0225	0.040	0.0885	0.180	0.052	0.290	0.680	
	mode		0.1	0.018	0.032	0.081	0.170	0.045	0.280	0.670		

^{1.} Guaranteed by characterization results, unless otherwise specified.

Table 43. Current consumption in Sleep and LPSleep modes on CPU1 and CPU2, flash memory ON

Cumbal	Davometer	Cond	litions		Тур	Unit
Symbol	Parameter	-	Voltage scaling	f _{HCLK} (MHz)	25 °C	Unit
				16	0.790	
			Range 2	8	0.585	
				2	0.450	
				48	1.75	
I _{DD} (Sleep)	Supply current in Sleep mode	Ranne 1	Range 1	32	1.30	
	Gloop mode	, in periprierale disabled		16	0.870	mA
				48	1.40	
			SMPS Range 1	32	1.15	
				16	0.905	
I _{DD} (LPSleep)	Supply current in LPSleep mode	f _{HCLK} = f _{MSI} All peripherals disabled		0.1	0.0165	

Table 44. Current consumption in LPSIeep mode on CPU1, flash memory in power-down

Symbol Parameter		Conditions			Ту	/p				Unit	
Symbol	Farameter	-	f _{HCLK} (MHz)	25 °C	55 °C	85 °C	105 °C	25 °C	85 °C	105 °C	Oilit
			2	58.0	74.5	125	215	86.0	330	710	
I _{DD}		f _{HCLK} = f _{MS}	1	35.5	50.5	99.0	190	60.0	300	690	
(LPSleep)	LPSleep mode	All peripherals disabled	0.4	18.5	33.5	81.5	170	41.0	280	670	μΑ
			0.1	11.0	26.5	74.5	165	36.0	280	660	

^{1.} Guaranteed by characterization results, unless otherwise specified.





Table 45. Current consumption in LPSleep mode on CPU1 and CPU2, flash memory in power-down

Symbol	Parameter	Conditio	ns	Тур	Unit
Symbol	Parameter	- f _{HCLK} (MHz)		25 °C	Offit
			2	59.5	
I (I DSloop)	Supply current in	f _{HCLK} = f _{MS}	1	36.0	^
I _{DD} (LPSleep)	LPSleep mode	All peripherals disabled	0.4	21.5	μΑ
			0.1	12.5	

Table 46. Current consumption in Stop 2 mode

Symbol	Parameter	Conditions			Typ Max ⁽¹⁾							Unit
Symbol	Farameter	V _{DD} (V)	0 °C	25 °C	55 °C	85 °C	105 °C	0 °C	25 °C	85 °C	105 °C	Unit
		1.8	0.545	0.830	2.45	8.45	13.5	1.20	2.20	24.0	66.0	
I_{DD}	I _{DD} Supply current in Stop 2 mode	2.4	0.525	0.850	2.60	8.80	14.0	-	-	-	-	
(Stop 2)	RTC disabled	3.0	0.605	0.885	2.80	9.25	14.5	1.10	2.60	26.0	69.0	
		3.6	0.630	0.935	3.10	9.75	15.5	1.40	2.80	26.0	71.0	
		1.8	0.650	0.880	2.55	8.25	13.5	1.30	2.30	24.0	66.0	μA
I _{DD}	Supply current in Stop 2 mode RTC enabled, clocked by LSI ⁽²⁾	2.4	0.630	0.945	2.70	8.85	14.0	-	-	-	-	
(Stop 2 with RTC)		3.0	0.715	1.00	2.90	9.70	15.0	1.40	2.80	26.0	69.0	
		3.6	0.750	1.10	3.15	10.5	15.5	1.50	3.00	26.0	71.0	1

^{1.} Guaranteed based on test during characterization, unless otherwise specified.

^{2.} LSI using LSIPRE = 1 configuration.

Table 47. Current consumption during wakeup from Stop 2 mode

Conditions		Typ at 25 °C								
Conditions	V _{DD} = 1.8 V	V _{DD} = 2.4 V	V _{DD} = 3.0 V	V _{DD} = 3.6 V	Unit					
Wakeup clock: MSI 4 MHz, voltage range 2	2.93	3.22	3.45	4.79						
Wakeup clock: MSI 2 MHz, voltage range 2	4.44	5.03	5.82	7.36						
Wakeup clock: MSI 4 MHz, voltage range 1	3.03	3.14	3.51	4.66	nAs					
Wakeup clock: MSI 16 MHz, voltage range 1	1.75	1.95	2.00	3.06						
Wakeup clock: MSI 48 MHz, voltage range 1	1.75	1.82	1.89	2.80						

Table 48. Current consumption in Stop 1 mode

Symbol	Parameter	Conditions			Тур					Unit		
Symbol	Farameter	V _{DD} (V)	0 °C	25 °C	55 °C	85 °C	105 °C	0 °C	25 °C	85 °C	105 °C	Oilit
		1.8	2.05	4.00	14.0	47.0	74.5	6.10	20.0	200	480	
I _{DD}	Supply current in Stop 1 mode	2.4	2.15	3.95	14.0	47.0	75.0	-	-	-	-	
(Stop 1)	RTC disabled	3.0	2.15	4.15	14.0	47.5	75.5	5.90	20.0	200	490	
		3.6	2.25	4.20	14.0	48.0	76.5	6.20	20.0	200	490	
_		1.8	2.15	4.10	14.0	47.0	75.0	6.30	20.0	200	480	μA
I _{DD}	Supply current in Stop 1 mode	2.4	2.15	4.10	14.0	47.5	75.5	-	-	-	-	
(Stop 1with RTC)	RTC enabled, clocked by LSI ⁽²⁾	3.0	2.25	4.20	14.0	47.5	76.0	6.40	21.0	200	490	
, ,		3.6	2.30	4.15	14.5	48.5	77.0	6.70	21.0	200	490	

^{1.} Guaranteed based on test during characterization, unless otherwise specified.

^{2.} LSI using LSIPRE = 1 configuration.



Table 49. Current consumption during wakeup from Stop 1 mode

Conditions		Typ at 25 °C								
Conditions	V _{DD} = 1.8 V	V _{DD} = 2.4 V	V _{DD} = 3.0 V	V _{DD} = 3.6 V	Unit					
Wakeup clock: MSI 4 MHz, voltage range 2	1.05	1.15	1.09	1.18						
Wakeup clock: MSI 2 MHz, voltage range 2	1.81	1.81	2.12	2.40						
Wakeup clock: MSI 4 MHz, voltage range 1	0.766	1.23	1.34	1.49	nAs					
Wakeup clock: MSI 16 MHz, voltage range 1	0.310	0.71	0.935	0.836						
Wakeup clock: MSI 48 MHz, voltage range 1	0.0707	0.461	0.533	0.565						

Table 50. Current consumption in Stop 0 mode

	Conditions			Typ Max ⁽¹⁾									
Symbol	Parameter	-	V _{DD} (V)	0 °C	25 °C	55 °C	85 °C	105 °C	0 °C	25 °C	85 °C	105 °C	Unit
			1.8	335	345	365	415	455	480	500	740	1200	
I _{DD}	Supply current in St	op 0 mode	2.4	360	370	395	445	485	-	-	-	-	μA
(Stop 0)	RTC disabled		3.0	390	400	425	475	515	540	570	800	1200	μΛ
			3.6	425	435	460	515	550	580	600	840	1300	

^{1.} Guaranteed based on test during characterization, unless otherwise specified.

Table 51. Current consumption during wakeup from Stop 0 mode

Table 51. Sufferit consumption during wareup from Stop 5 mode											
	Typ at 25 °C										
V _{DD} = 1.8 V	V _{DD} = 2.4 V	V _{DD} = 3.0 V	V _{DD} = 3.6 V	- Unit							
3.45	3.76	3.45	4.04								
3.05	3.20	3.74	3.35								
3.20	3.25	3.30	4.11	nAs							
1.07	1.25	1.71	1.80								
0.867	1.13	1.39	0.949								
	3.45 3.05 3.20 1.07	V _{DD} = 1.8 V V _{DD} = 2.4 V 3.45 3.76 3.05 3.20 3.20 3.25 1.07 1.25	V _{DD} = 1.8 V V _{DD} = 2.4 V V _{DD} = 3.0 V 3.45 3.76 3.45 3.05 3.20 3.74 3.20 3.25 3.30 1.07 1.25 1.71	V _{DD} = 1.8 V V _{DD} = 2.4 V V _{DD} = 3.0 V V _{DD} = 3.6 V 3.45 3.76 3.45 4.04 3.05 3.20 3.74 3.35 3.20 3.25 3.30 4.11 1.07 1.25 1.71 1.80							

Table 52.	Current consumption in Standby me	ode

		Conditions				Тур				Ма	x ⁽¹⁾		
Symbol	Parameter	-	V _{DD} (V)	0 °C	25 °C	55 °C	85 °C	105 °C	0 °C 25 °C 85 °C	105 °C	Unit		
			1.8	0.009	0.027	0.245	1.00	2.40	-	-	-	-	
Supply current in Standby mode RTC disabled Backup registers	No retention	2.4	0.022	0.051	0.340	1.35	2.85	-	-	-	-		
	No retention	3.0	0.046	0.071	0.470	1.75	3.40	-	-	-	-		
	RTC disabled		3.6	0.075	0.125	0.650	2.30	4.05	-	-	-	-	
	(Standby) Backup registers retained		1.8	0.130	0.205	0.820	2.90	5.55	0.200	0.550	8.20	24.0	
		SRAM2 retained	2.4	0.140	0.225	0.915	3.25	6.05	-	-	-	-	
		SKAWIZ Tetalileu	3.0	0.165	0.255	1.05	3.70	6.60	0.280	0.710	9.40	27.0	
			3.6	0.190	0.300	1.20	4.25	7.25	0.330	0.770	10.0	28.0	μΑ
			1.8	0.215	0.295	0.895	3.10	5.30	-	-	-	-	μΛ
		RTC clocked by LSI	2.4	0.230	0.325	0.990	3.45	5.95	-	-	-	-	
	Supply current in Standby mode	(PREDIV = 1)	3.0	0.260	0.360	1.15	3.95	6.85	-	-	-	-	
I _{DD} (Standby	IDD (hackun registers		3.6	0.305	0.425	1.30	4.55	7.85	-	-	-	-	
with RTC)	with RTC) and SRAM2		1.8	0.270	0.350	0.975	3.15	5.80	-	-	-	-	
	retained) RTC enabled	RTC clocked by LSE quartz ⁽²⁾ in low drive	2.4	0.295	0.390	1.10	3.50	6.25	-	-	-	-	
		quartz ⁽²⁾ in low drive mode	3.0	0.345	0.445	1.25	4.00	6.85	-	-	-	-	
			3.6	0.415	0.535	1.45	4.60	7.55	-	-	-	-	

^{1.} Guaranteed by characterization results, unless otherwise specified.

Table 53. Current consumption during wakeup from Standby mode

Symbol	Conditions	Typ at 25 °C								
Symbol	Conditions	V _{DD} = 1.8 V	V _{DD} = 2.4 V	V _{DD} = 2.4 V V _{DD} = 3.0 V V _{DD} = 3.6 V	V _{DD} = 3.6 V	- Unit				
I _{DD} (wakeup from Standby)	Wakeup clock: MSI 4 MHz	23.5	81.3	111	114	nAs				
IDD (wakeup ironi Standby)	Wakeup clock: MSI 8 MHz	15.2	15.7	17.3	19.6	11/13				



^{2.} Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.



Table 54. Current consumption in Shutdown mode

		Conditions	i			Тур				Ма	x ⁽¹⁾		
Symbol	Parameter	-	V _{DD} (V)	0 °C	25 °C	55 °C	85 °C	105 °C	0 °C	°C 25 °C 85 °C 105	105 °C	Unit	
			1.8	0.001	0.008	0.105	0.380	0.995	0.001	0.043	1.70	6.40	
I _{DD}	Supply current in	Shutdown mode	2.4	0.008	0.018	0.135	0.445	1.20	-	-	-	-	
(Shutdown) RTC disabled Backup registers retained	retained	3.0	0.018	0.031	0.180	0.545	1.45	0.078	0.150	2.40	8.50		
		3.6	0.041	0.062	0.260	0.690	1.80	0.110	0.190	2.90	9.90		
			1.8	0.054	0.065	0.145	0.545	1.35	-	-	-	-	
		RTC clocked by	2.4	0.090	0.105	0.200	0.665	1.60	-	-	-	-	μA
	Supply current	an external clock	3.0	0.160	0.175	0.295	0.860	1.95	-	-	-	-	μΛ
I _{DD} (Shutdown	in Shutdown mode (backup		3.6	0.250	0.280	0.440	1.15	2.45	-	-	-	-	
with RTC)	registers retained)		1.8	0.140	0.155	0.270	0.605	1.20	-	-	-	-	
	RTC enabled	RTC clocked by LSE quartz ⁽²⁾ in	2.4	0.165	0.185	0.315	0.705	1.40	-	-	-	-	
		low drive mode	3.0	0.205	0.225	0.380	0.855	1.70	-	-	-	-	
			3.6	0.265	0.295	0.500	1.10	2.10	-	-	-	-	

^{1.} Guaranteed by characterization results, unless otherwise specified.

^{2.} Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

Table 55. Current consumption in VBAT mode

		Conditions				Тур			Max	
Symbol	Parameter	-	V _{BAT} (V)	0 °C	25 °C	55 °C	85 °C	105 °C	105 °C	Unit
			1.8	1.00	3.00	19.0	95.0	180	1.00	
		RTC disabled	2.4	1.00	3.00	22.0	110	200	1.00	
	K	NTC disabled	3.0	1.00	5.00	31.0	150	270	1.00	
I _{DD} (VBAT)	Backup domain		3.6	3.00	11.0	50.0	220	380	3.00	nA
IDD(VBAT)	supply current		1.8	140	150	180	275	390	140	I IIA
		RTC enabled and	2.4	155	170	200	310	435	155	
	clocked by LSE quartz ⁽¹⁾	3.0	185	200	235	375	545	185		
			3.6	230	245	295	485	710	230	

^{1.} Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

Table 56. Current under Reset condition

Symbol	Conditions	Тур	Unit
Symbol	V _{DD} (V)	25 °C	Omt
	1.8 V	600	
I (DCT)	2.4 V	650	
I _{DD} (RST)	3.0 V	700	μΑ
	3.6 V	780	

I/O system current consumption

The current consumption of the I/O system has two components: a static and a dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 76: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, these pins must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 57: Peripheral current consumption*, the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

- I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load.
- V_{DD} is the I/O supply voltage.
- f_{SW} is the I/O switching frequency.
- C is the total capacitance seen by the I/O pin: C = C_{lo}+ C_{EXT}.
- C_{EXT} is the PCB board capacitance plus any connected external device pin capacitance.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the table below. The device is placed under the following conditions:

- All I/O pins are in analog mode.
- The given value is calculated by measuring the difference of the current consumptions:
 - when the peripheral is clocked on
 - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in *Table 22: Voltage characteristics*.
- The power consumption of the digital part of the on-chip peripherals is given in the table below. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 57. Peripheral current consumption

	Peripheral	Range 1	Range 2	LPRun and LPSleep	Unit
	CRC1	0.42	0.38	1.00	
	DMA1	2.29	1.88	1.45	
AHB1	DMA2	2.50	1.94	1.50	μΑ/MHz
	DMAMUX1	3.96	3.38	2.50	
	All AHB1 peripherals	9.17	7.50	9.30	
	GPIOA	0.01	0.12	0.20	
	GPIOB	0.01	0.12	0.15	
AHB2	GPIOC	0.01	0.12	0.15	μΑ/MHz
	GPIOH	0.01	0.06	0.10	
	All AHB2 peripherals	0.62	0.56	0.40	
	AES1	2.50	2.13	1.80	
	FLASH	7.92	6.56	11.3	
	PKA	3.33	2.75	2.15	
AHB3	RNG1	1.04	N/A	N/A	
AHB3	RNG1 independent clock domain	0.62	N/A	N/A	μΑ/MHz
	SRAM1	0.62	0.38	0.55	
	SRAM2	0.42	0.37	0.50	
	All AHB3 peripherals ⁽¹⁾	16.0	13.4	16.0	
	DAC	0.83	0.69	0.50	
	I2C1	1.67	1.37	1.05	
APB1	I2C1 independent clock domain	2.29	1.94	1.40	μΑ/MHz
APBI	I2C2	1.67	1.37	1.05	
	I2C2 independent clock domain	2.50	2.00	1.60	
	I2C3	1.67	1.37	0.90	

Table 57. Peripheral current consumption (continued)

	Peripheral	Range 1	Range 2	LPRun and LPSleep	Unit
	I2C3 independent clock domain	2.29	1.87	1.30	
	LPTIM1	1.67	1.44	1.50	
	LPTIM1 independent clock domain	2.50	2.19	1.45	
	LPTIM2	1.67	1.37	0.90	
APB1	LPTIM2 independent clock domain	2.50	2.12	1.55	
	LPTIM3	0.83	0.69	0.65	
	LPTIM3 independent clock domain	2.29	1.94	0.65	
	LPUART1	2.08	1.81	3.55	
	LPUART1 independent clock domain	2.50	2.06	1.35	μA/MHz
	RTCAPB	2.08	1.81	1.50	
	SPI2	1.46	1.19	0.90	
	TIM2	4.58	3.81	2.95	
	USART2	1.88	1.56	1.35	
	USART2 independent clock domain	4.58	3.75	3.05	
	WWDG1	0.42	0.31	0.05	
	All APB1 peripherals ⁽¹⁾	19.6	16.1	20.2	
	ADC	1.25	1.00	0.70	
	ADC independent clock domain	0.21	0.13	0.30	
	SPI1	1.25	1.06	0.90	
	TIM1	6.25	5.19	8.30	
APB2	TIM16	2.29	1.94	1.35	μA/MHz
	TIM17	2.29	1.87	1.25	
	USART1	1.67	1.38	1.00	
	USART1 independent clock domain	4.17	3.38	2.90	
	All APB2 peripherals ⁽¹⁾	15.8	13.0	15.8	
APB3	SUBGHZSPI	1.46	1.25	1.10	
APB3	All APB3 peripherals	1.46	1.25	1.10	μA/MHz
All perip	herals ⁽¹⁾	62.9	52.3	59.7	

^{1.} Without independent clocks.

5.3.8 Wakeup time from low-power modes and voltage scaling transition times

The wakeup times given in the table below, are the latency between the event and the execution of the first user instruction.

The device goes in low-power mode after the WFE (wait for event) instruction.



STM32WL55/54xx **Electrical characteristics**

Table 58. Low-power mode wakeup timings⁽¹⁾

Symbol	Parameter		Conditions	Тур	Max	Unit
t _{WUSLEEP}	Wakeup time from Sleep to Run mode	-		0.188	0.222	
t _{WULPSLEEP}	Wakeup time from LPSleep to LPRun mode		vith memory in power-down during PDS = 1 in PWR_CR1) and with z	3.81	4.38	μs
			Wakeup clock MSI = 48 MHz	2.14	2.90	
			Wakeup clock MSI = 16 MHz	2.78	.78 3.58	
twustopo		To Run mode	Wakeup clock HSI16 = 16 MHz	1.99	-	
	Wakeup time from Stop 0 mode in flash memory ⁽²⁾	(Range 1)	Wakeup clock HSI16 = 16 MHz with HSIKERON enabled	1.01	1.01 1.13	μs
	inioniory		Wakeup clock MSI = 4 MHz	6.79	8.21	
			Wakeup clock MSI = 2 MHz	10.4	12.2	
		To LPRun mode	Wakeup clock MSI = 2 MHz	10.5	12.3	
	Wakeup time from Stop 1 mode in flash memory ⁽²⁾ To Run mode (Range 1)		Wakeup clock MSI = 48 MHz	5.15	6.55	μs
			Wakeup clock MSI = 16 MHz	5.73	7.14	
		To Dun made	Wakeup clock HSI16 = 16 MHz	5.71	7.10	
t _{WUSTOP1}			Wakeup clock HSI16 = 16 MHz with HSIKERON enabled	4.57	6.52	
			Wakeup clock MSI = 4 MHz	8.43	9.93	
			Wakeup clock MSI = 2 MHz	11.9	13.7	
		To LPRun mode	Wakeup clock MSI = 2 MHz	10.6	13.9	
			Wakeup clock MSI = 48 MHz	5.56	6.85	
			Wakeup clock MSI = 16 MHz	6.32	7.59	
	Wakeup time from	To Run mode	Wakeup clock HSI16 = 16 MHz	6.28	7.51	
t _{WUSTOP2}	Stop 2 mode in flash memory ⁽²⁾	(Range 1)	Wakeup clock HSI16 = 16 MHz with HSIKERON enabled	6.26	7.53	μs
			Wakeup clock MSI = 4 MHz	9.69	10.9	
		Wakeup clock MSI = 2 MHz	14.0	15.4		
4	Wakeup time from	Pango 1	Wakeup clock MSI = 4 MHz	34.3	39.2	
t _{WUSTBY}	Standby to Run mode	Range 1	Wakeup clock MSI = 8 MHz	22.4	25.6	μs
twushutd	Wakeup time from Shutdown to Run mode	Range 1	Wakeup clock MSI = 4 MHz	264	316	F

^{1.} Guaranteed by characterization results (V_{DD} = 3 V, T = 25 °C).

DS13293 Rev 5 100/150



^{2.} Wakeup time is equivalent when code is executed from SRAM1 compared to flash memory. It is also equivalent when going to Range 2 rather than Range 1.

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{WULPRUN}	Transition time from LPRun to Run mode ⁽²⁾	Code run with MSI = 2 MHz	19.6	-	
t	Regulator transition time from Range 2 to Range 1 ⁽³⁾	Code run with HSI16	21.9	19.6 - 21.9 32.2	μs
t _{VOST}	Regulator transition time from Range 1 to Range 2 ⁽³⁾	Code full with horro	23.1		

Table 59. Regulator modes transition times⁽¹⁾

- 1. Guaranteed by characterization results (V_{DD} = 3 V, T = 25 °C).
- 2. Time until REGLPF flag is cleared in PWR_SR2.
- 3. Time until VOSF flag is cleared in PWR_SR2.

5.3.9 External clock source characteristics

High-speed external user clock generated from an external source

The high-speed external (HSE32) clock can be supplied with a 32 MHz crystal oscillator or by a TCXO (temperature controlled crystal oscillator).

Crystal oscillator

The devices include internal programmable capacitances that can be used to tune the crystal frequency in order to compensate the PCB parasitic one.

Characteristics in the tables below, are measured over recommended operating conditions, unless otherwise specified. Typical values are referred to T_A = 25 °C and V_{DD} = 3 V.

Table 60. HSE32 crystal requirements ⁽¹⁾	Table 60.	HSE32	crvstal	requirem	ents ⁽¹⁾
---	-----------	-------	---------	----------	---------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{nom}	Oscillator frequency	-	-	32	-	MHz
f _{TOL}		Initial ⁽³⁾	-	-	±10	
	Frequency accuracy ⁽²⁾	Over temperature ⁽⁴⁾	-	-	±30	ppm
		Aging over 10 years	-	-	±10	
C _{Load}	Load capacitance ⁽⁵⁾	-	9.5	10	10.5	ηE
C _{Shunt}	Crystal shunt capacitance	-	0.3	0.6	2	pF
C _{motion}	Crystal motional capacitance	-	1.3	1.89	2.5	fF
ESR	Crystal equivalent series resistance	-	-	30	60	Ω
P _D	Drive level	-	-	-	100	μW
G _m	Oscillator transconductance	Startup	11.3	-	-	mA/V

- 1. 32 MHz XTAL is specified for two specific references: NX2016SA and NX1612SA.
- 2. Crystal frequency accuracy can also be further restricted by the protocols support by the application.
- 3. Initial accuracy can be compensated by initial calibration. See the application note AN5646.
- 4. Frequency over temperature can be partially compensated by firmware.



Load capacitance can be managed by internal programmable capacitances at calibration phase. No need to add external foot capacitances. The values indicated take into account the combination of the two foot capacitances.

Table 61	HCE33	oscillator	characteristics	
TABLE 61		oscillator	Characteristics	

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{SUA(HSE)}	Startup time for 80% amplitude stabilization	V _{DDRF} stabilized, SUBGHZ_HSEINTRIMR = 0x12, -40 to +105 °C temperature range		1000	ı	II.e
t _{SUR(HSE)}	Startup time for HSEREADY signal	V _{DDRF} stabilized, SUBGHZ_HSEINTRIMR = 0x12, -40 to +105 °C temperature range	-	180	-	μs
I _{DDRF(HSE)}	HSE32 current consumption	HSEGMC = 000, SUBGHZ_HSEINTRIMR = 0x12	-	50	-	μА
XOT _{g(HSE)}	SUBGHZ_HSEINTRIMR granularity	OODONZ_NOCHVITKIIVIIV - OX12	-	1	5	nnm
$XOT_{fp(HSE)}$	SUBGHZ_HSEINTRIMR frequency pulling	Capacitor bank	±15	±30	-	ppm
XOT _{nb(HSE)}	SUBGHZ_HSEINTRIMR number of tuning bits	Capacitor Darik	-	6	i	bit
XOT _{st(HSE)}	SUBGHZ_HSEINTRIMR setting time		-	-	0.1	ms

For more information about the trimming methodology of the oscillator, refer to the application note *HSE trimming for STM32 wireless MCUs* (AN5042).

For more information about the crystal selection, refer to the application note Oscillator design guide for STM8AF/AL/S, STM32 MCUs and MPUs (AN2867).

TCXO regulator

Table 62. HSE32 TCXO regulator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{TCXO}	Regulated voltage range for TCXO voltage supply	V _{DDOP} > V _{TCXO} + 200 mV	1.6	1.7	3.3	V
ILTCXO	Load current for TCXO regulator	-	-	1.5	4	mA
TSVTCXO	Startup time for TCXO regulator	From enable to regulated voltage within 25 mV from target	-	-	50	μs
IDDTCXO	Current consumption for TCXO	Quiescent current	-	-	4 50 70 2	μΑ
IDDICXO	regulator	Relative to load current	-	1.6		%
ATCXO	Amplitude voltage for external TCXO applied to OSC_IN pin	Provided through a 220 Ω resistor in series with a capacitance (voltage divider) ⁽¹⁾	0.4	0.6	1.2 ⁽²⁾	Vpk-pk

In order to minimize spurious injection, the capacitance value must be calculated such that an amplitude of 0.4 to 0.5 Vpk-pk on OSC_IN is obtained. For TCXO output voltage of 0.8 Vpk-pk, 10 pF can be used.

^{2.} Clipped-sine output TCXO is required, with the output amplitude not exceeding 1.2 V peak-to-peak.

Low-speed external user clock generated from an external source

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. The information provided in this section is based on design simulation results obtained with typical external components specified in the table below. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins to minimize output distortion and startup stabilization time.

Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LSEDRV[1:0] = 00 - Low drive capability	-	250	-	
	LSE current	LSEDRV[1:0] = 01 - Medium-low drive capability	-	315	-	nA
I _{DD(LSE)}	consumption	LSEDRV[1:0] = 10 - Medium-high drive capability	-	500	-	IIA
		LSEDRV[1:0] = 11 - High drive capability	-	630	-	-
		LSEDRV[1:0] = 00 - Low drive capability	-	-	0.50	
	Maximum	LSEDRV[1:0] = 01 - Medium-low drive capability	-	-	0.75	μΑ/V
G _{mcritmax}	critical crystal	LSEDRV[1:0] = 10 - Medium-high drive capability	-	-	1.70	
		LSEDRV[1:0] = 11 - High drive capability	-	-	2.70	
t _{SU(LSE)} ⁽²⁾	Startup time	V _{DD} stabilized	ı	2	-	S

Table 63. Low-speed external user clock characteristics⁽¹⁾

For more information on the crystal selection, refer to application note *Oscillator design guide for STM8AF/AL/S, STM32 MCUs* and MPUs (AN2867).




Figure 17. Typical application with a 32.768 kHz crystal

Note:

No external resistors are required between OSC32_IN and OSC32_OUT, and it is forbidden to add one.

In bypass mode, the LSE oscillator is switched off and the input pin is a standard GPIO.

5/

^{1.} Guaranteed by design.

t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) until a stable 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer.

The external clock signal has to respect the I/O characteristics detailed in *Section 5.3.16:*I/O port characteristics. The recommend clock input waveform is shown in the figure below.




Figure 18. Low-speed external clock source AC timing diagram

Table 64. Low-speed external user clock characteristics⁽¹⁾ – Bypass mode

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{LSE_ext}	User external clock source frequency	-	21.2	32.768	44.4	kHz	
V _{LSEH}	OSC32_IN input pin high- level voltage	-	0.7 x V _{DDx}	-	V_{DDx}	V	
V _{LSEL}	OSC32_IN input pin low- level voltage	-	V _{SS} - 0.3 x V _{DD}		0.3 x V _{DDx}		
$t_{w(LSEH)} \ t_{w(LSEL)}$	OSC32_IN high or low time	-	250	-	-	ns	
f _{toILSE}	Frequency tolerance	Includes initial accuracy, stability over temperature, aging and frequency pulling	-500	-	+500	ppm	

^{1.} Guaranteed by design.

5.3.10 Internal clock source characteristics

Parameters given in the table below are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 26: General operating conditions*. The provided curves are characterization results, not tested in production.

High-speed internal (HSI16) RC oscillator

Table 65. HSI16 oscillator characteristics⁽¹⁾

	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Ī	f _{HSI16}	HSI16 frequency	V _{DD} = 3.0 V, T _A = 30 °C	15.88	-	16.08	MHz

Table 65. HSI16 oscillator characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
TRIM	HSI16 user trimming step	Trimming code is not a multiple of 48	0.2	0.3	0.4		
	Tiorro user tillilling step	Trimming code is a multiple of 48	-4	-6	-8		
DuCy(HSI16)	Duty cycle	-	45	-	55	%	
$\Delta_{Temp}(HSI16)$	HSI16 oscillator frequency drift	T _j = 0 to 85 °C	-1	-	1		
	Tion oscillator frequency unit	T _j = -40 to 125 °C	-2	-	1.5		
Δ_{VDD} (HSI16)	HSI16 oscillator frequency drift over V_{DD}	V _{DD} = 1.8 V to 3.6 V	-0.1	-	0.05		
t _{su} (HSI16) ⁽²⁾	HSI16 oscillator start-up time	-	-	0.8	1.2	116	
t _{stab} (HSI16) ⁽²⁾	HSI16 oscillator stabilization time	-	-	3	5	μs	
I _{DD} (HSI16) ⁽²⁾	HSI16 oscillator power consumption	-	-	155	190	μA	

- 1. Guaranteed by characterization results.
- 2. Guaranteed by design.

Figure 19. HSI16 frequency versus temperature



Multi-speed internal (MSI) RC oscillator

Table 66. MSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions		Min	Тур	Max	Unit	
		MSI mode	Range 0	98.7	100	101.3		
			Range 1	197.4	200	202.6	- kHz -	
			Range 2	394.8	400	405.2		
			Range 3	789.6	800	810.4		
			Range 4	0.987	1	1.013	MHz	
			Range 5	1.974	2	2.026		
			Range 6	3.948	4	4.052		
	MSI frequency after factory calibration, done at V _{DD} = 3 V and T _A = 30 °C		Range 7	7.896	8	8.104		
			Range 8	15.79	16	16.21		
			Range 9	23.69	24	24.31		
			Range 10	31.58	32	32.42		
			Range 11	47.38	48	48.62		
f _{MSI}		PLL mode XTAL= 32.768 kHz	Range 0	-	98.304	-	- kHz	
			Range 1	-	196.608	-		
l			Range 2	-	393.216	-		
			Range 3	-	786.432	-		
			Range 4	-	1.016	-	- MHz	
			Range 5	-	1.999	-		
			Range 6	-	3.998	-		
			Range 7	-	7.995	-		
			Range 8	-	15.991	-		
			Range 9	-	23.986	-		
			Range 10	-	32.014	-	-	
			Range 11	-	48.005	-		
	MSI oscillator		T _j = 0 to 85 °C	-3.5	-	3		
$\Delta_{TEMP}(MSI)^{(2)}$	frequency drift over temperature	MSI mode	T _j = -40 to 125 °C	-8	ı	6	%	

Table 66. MSI oscillator characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions			Min	Тур	Max	Unit
$\Delta_{ extsf{VDD}}(extsf{MSI})^{(2)}$	MSI oscillator frequency drift over V _{DD} (reference is 3 V)	MSI mode	Range 0 to 3	V _{DD} = 1.8 to 3.6 V	-1.2	-	- 0.5	%
				V _{DD} = 2.4 to 3.6 V	-0.5	-		
			Range 4 to 7	V _{DD} = 1.8 to 3.6 V	-2.5	-	- 0.7	
				V _{DD} = 2.4 to 3.6 V	-0.8	-		
			Range 8 to 11	V _{DD} = 1.8 to 3.6 V	-5	ı		
				V _{DD} = 2.4 to 3.6 V	-1.6	-		
AFSAMBLING	Frequency variation in sampling mode ⁽³⁾		T _j = -40 to 85 °C		-	1	2	
$\Delta F_{SAMPLING} \ (MSI)^{(2)(4)}$		MSI mode	T _j = -40 to 125 °C		-	2	4	
CC jitter(MSI) ⁽⁴⁾	RMS cycle-to- cycle jitter	PLL mode Range 11		-	-	60	-	ps
P jitter(MSI) ⁽⁴⁾	RMS period jitter	PLL mode Range 11		-	-	50	-	
	MSI oscillator start-up time	Range 0		-	-	10	20	
		Range 1		-	-	5	10	μs
4 (0.401)(4)		Range 2		-	-	4	8 7 6	
t _{SU} (MSI) ⁽⁴⁾		Range 3		-	-	3		
		Range 4 to 7		-	-	3		
		Range 8 to 11		-	-	2.5	6	
t _{STAB} (MSI) ⁽⁴⁾	MSI oscillator stabilization time	PLL mode Range 11	10 % of final frequency	-	-	0.25	0.5	
			5 % of final frequency	-	-	0.5	1.25	ms
			1 % of final frequency	-	-	-	2.5	

Table 66. MSI oscillator characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions			Min	Тур	Max	Unit
			Range 0	-	-	0.6	1	-
			Range 1	-	-	0.8	1.2	
			Range 2	-	-	1.2	1.7	
			Range 3	-	-	1.9	2.5	
I _{DD} (MSI) ⁽⁴⁾	I nower	MSI and PLL mode	Range 4	-	-	4.7	6	- μΑ
			Range 5	-	-	6.5	9	
			Range 6	-	-	11	15	
			Range 7	-	-	18.5	25	
			Range 8	-	-	62	80	
			Range 9	-	-	85	110	
			Range 10	-	-	110	130	
			Range 11	-	-	155	190	

^{1.} Guaranteed by characterization results.

^{2.} This is a deviation for an individual part once the initial frequency has been measured.

^{3.} Sampling mode means LPRun and LPSleep modes with temperature sensor disabled.

^{4.} Guaranteed by design.




Figure 20. Typical current consumption vs. MSI frequency

Low-speed internal (LSI) RC oscillator

Table 67. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{LSI}	I SI froguency	V _{DD} = 3 V, T _A = 30 °C	31.04	-	32.96	- kHz	
	LSI frequency	V_{DD} = 1.8 to 3.6 V, T_j = -40 to 125 °C	29.5	-	34		
t _{SU} (LSI) ⁽²⁾	LSI oscillator startup time	-	-	80	130		
t _{STAB} (LSI) ⁽²⁾	LSI oscillator stabilization time	5 % of final frequency	-	125	180	μs	
I _{DD} (LSI) ⁽²⁾	LSI oscillator power consumption	-	-	110	180	nA	

- 1. Guaranteed by characterization results.
- 2. Guaranteed by design.

5.3.11 PLL characteristics

Parameters given in the table below are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 26: General operating conditions*.

Table 68. PLL characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ť	PLL input clock ⁽²⁾	-	2.66	-	16	MHz
f _{PLL_IN}	PLL input clock duty cycle	-	45	-	55	%
f	DLL multiplior output clock D	Voltage scaling Range 1	3	-	48	
f _{PLL_P_OUT}	PLL multiplier output clock P	Voltage scaling Range 2	3	-	16	
f	DLL multiplior output clock O	Voltage scaling Range 1	12	-	48	
† _{PLL_Q_OUT}	PLL multiplier output clock Q	Voltage scaling Range 2	12	-	16	MHz
f _{PLL_R_OUT}	PLL multiplier output clock R	Voltage scaling Range 1	12	-	48	
		Voltage scaling Range 2	12	-	16	
f	PLL VCO output	Voltage scaling Range 1	96	-	344	-
f _{VCO_OUT}		Voltage scaling Range 2	96	-	128	
t _{LOCK}	PLL lock time	-	-	15	40	μs
Jitter	RMS cycle-to-cycle jitter	System clock 48 MHz	-	40	-	ne
Jillei	RMS period jitter	- System clock 48 MHz	-	30	-	ps
		VCO freq = 96 MHz	-	200	260	
I _{DD} (PLL)	PLL power consumption on V _{DD} ⁽¹⁾	VCO freq = 192 MHz	-	300	380	μA
	VDD'	VCO freq = 344 MHz	-	520	650	

^{1.} Guaranteed by design.

5.3.12 Flash memory characteristics

Table 69. Flash memory characteristics⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{prog}	64-bit programming time	-	81.7	90.8	μs
t _{prog_row}	One row (64 double-words) programming time	Normal programming	5.2	5.5	
		Fast programming	3.8	4.0	
t _{prog_page}	One 2-Kbyte page programming time	Normal programming	41.8	43.0	ms
1-10_1-01		Fast programming	30.4	31.0	
t _{ERASE}	2-Kbyte page erase time	-	22.0	24.5	
t _{ME}	Mass erase time	-	22.1	25.0	



^{2.} Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between the two PLLs.

Symbol	Parameter	Conditions	Тур	Max	Unit
I _{DD}	Average consumption from V _{DD}	Write mode	3.4	-	
		Erase mode	3.4	-	mA
	Maximum current (neek)	Write mode	7 (for 6 µs)	-	111/4
	Maximum current (peak)	Erase mode	7 (for 67 µs)	-	

Table 69. Flash memory characteristics⁽¹⁾ (continued)

Table 70. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
N _{END}	Endurance	T _A = -40 to +105 °C	10	kcycles
	Data retention	1 kcycle ⁽²⁾ at T _A = 85 °C	30	
		1 kcycle ⁽²⁾ at T _A = 105 °C	15	
t _{RET}		10 kcycles ⁽²⁾ at T _A = 55 °C	30	Years
		10 kcycles ⁽²⁾ at T _A = 85 °C	15	
		10 kcycles ⁽²⁾ at T _A = 105 °C	10	

^{1.} Guaranteed by characterization results.

5.3.13 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling two LEDs through I/O ports). the device is stressed by the following electromagnetic events until a failure occurs (failure indicated by the LEDs):

- **ESD** (electrostatic discharge, positive and negative) applied to all device pins until a functional disturbance occurs (test compliant with IEC 61000-4-2 standard)
- **FTB** (burst of fast transient voltage, positive and negative) applied to VDD and VSS pins, through a 100 pF capacitor, until a functional disturbance occurs (test compliant with IEC 61000-4-4 standard)

A device reset allows normal operations to be resumed.

The test results given in the table below, are based on the EMS levels and classes defined in application note *EMC design guide for STM8, STM32 and Legacy MCUs* (AN1709).

^{1.} Guaranteed by design.

^{2.} Cycling performed over the whole temperature range.

Table	71	EMS	characteristics
iauie	/ I.		Characteristics

Symbol	Parameter	Conditions	Level/Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, T_{A} = +25 °C, f_{HCLK} = 48 MHz, conforming to IEC 61000-4-2	2B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on VDD and VSS pins to induce a functional disturbance	V_{DD} = 3.3 V, T_A = +25 °C, f_{HCLK} = 48 MHz, conforming to IEC 61000-4-4	5A

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software.

Note:

Good EMC performance is highly dependent on the user application and the software in particular. It is then recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for the application.

Software recommendations

The software flow must include the management of runaway conditions such as:

- corrupted program counter
- unexpected reset
- critical data corruption (control registers)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 s.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring. For more details, refer to the application note *Software techniques for improving microcontrollers EMC performance* (AN1015).

Electromagnetic interference (EMI)

The electromagnetic field emitted by the device is monitored while a simple application is executed (toggling two LEDs through the I/O ports). This emission test is compliant with the IEC 61967-2 standard, that specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Peripheral ON SMPS OFF fHSE = /fCPUM4, fCPUM0]	Unit
				f _{HSE =} 32 MHz f _{CPU1} = f _{CPU2} = 48 MHz	
		V _{DD} = 3.6 V, T _A = 25 °C,	0.1 MHz to 30 MHz	1	
			30 MHz to 130 MHz	4	4D\/
S _{EMI}	Peak level		130 MHz to 1 GHz	0	dBµV
		compliant with IEC 61967-2	1 GHz to 2 GHz	7	
			EMI level	2	-

Table 72. EMI characteristics

5.3.14 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 s) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Table 73. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to ANSI/ESDA/JEDEC JS-001	2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESD STM5.3.1 JS-002	C2a	500	V

^{1.} Guaranteed by characterization results.

Static latch-up

The following complementary static tests are required on three parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 74. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	Level A



5.3.15 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3V-capable I/O pins), must be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in case abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating-input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out-of-range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5 μ A/0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in the table below.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

	_	Functional s		
Symbol		Functional S		
	Description	Negative injection	Positive injection	Unit
I _{INJ}	Injected current on all pins except PB0	- 5	N/A ⁽²⁾	mA
	Injected current on PB0 pin	– 5	0	IIIA

Table 75. I/O current injection susceptibility⁽¹⁾

5.3.16 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the conditions summarized in *Table 26: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

Note:

For information on GPIO configuration, refer to the application note STM32 GPIO configuration for hardware settings and low-power consumption (AN4899).

^{1.} Guaranteed by characterization results.

^{2.} Injection not possible.

Table 76. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	I/O input low-level voltage ⁽¹⁾		-	-	0.3 x V _{DD}	
V _{IL}	I/O input low-level voltage ⁽²⁾				0.39 x V _{DD} - 0.06	V
	I/O input high-level voltage ⁽¹⁾	1.8 V < V _{DD} < 3.6 V	0.7 x V _{DD}	-	-	V
V _{IH}	I/O input high-level voltage ⁽²⁾	SD V	0.49 x V _{DD} + 0.26	-	-	
V _{hys}	TT, FT_xx and NRST I/O input hysteresis		-	200	-	mV
	FT_xx input leakage current	$0 \le V_{IN} \le Max(V_{DDXXX})^{(3)(4)}$	-	-	±100	
		$\begin{aligned} & Max(V_{DDXXX}) \leq V_{IN} \leq \\ & Max(V_{DDXXX}) + 1 \ V^{(2)(3)(4)} \end{aligned}$	-	-	650	
I _{lkg}		$Max(V_{DDXXX}) + 1 V < V_{IN} \le 5.5 V^{(2)(3)(4)(5)(6)}$	-	-	200 ⁽⁷⁾	nA
	TT input leakage current	$V_{IN} \le Max(V_{DDXXX})^{(3)}$	-	-	±150	
	11 input leakage current	$Max(V_{DDXXX}) \le V_{IN} < 3.6 V^{(3)}$	-	-	2000	
R _{PU}	Weak pull-up equivalent resistor ⁽¹⁾	V _{IN} = V _{SS}	25	40	55	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽¹⁾	$V_{IN} = V_{DD}$	25	40	55	, K22
C _{IO}	I/O pin capacitance	-	-	5	-	pF

- 1. Tested in production.
- 2. Guaranteed by design, not tested in production.
- 3. Represents the pad leakage of the I/O itself. The total product pad leakage is given by $I_{Total_Ileak_max}$ = 10 μ A + number of I/Os where V_{IN} is applied on the pad x $I_{Ikg(Max)}$.
- 4. $Max(V_{DDXXX})$ is the maximum value among all the I/O supplies.
- 5. V_{IN} must be lower than $[Max(V_{DDXXX}) + 3.6 V]$.
- 6. Refer to the figure below.
- 7. To sustain a voltage higher than [Min(V_{DD} , V_{DDA}) + 0.3 V], the internal pull-up and pull-down resistors must be disabled on all FT_xx I/O.

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters, as shown in the figure below.




Figure 21. I/O input characteristics - V_{IL} and V_{IH} on all I/Os

Output driving current

The GPIOs can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins that can drive current must be limited to respect the absolute maximum rating specified in Section 5.2: Absolute maximum ratings.

The sum of the currents sourced by all the I/Os on V_{DD} , plus the maximum consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 22: Voltage characteristics*).

The sum of the currents sunk by all the I/Os on V_{SS} , plus the maximum consumption of the MCU sunk on V_{SS} , cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 22: Voltage characteristics*).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 26: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT or TT unless otherwise specified).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽²⁾	Output low-level voltage for an I/O pin	CMOS port ⁽³⁾	-	0.4	
V _{OH} ⁽²⁾	Output high-level voltage for an I/O pin	$ I_{IO} = 8 \text{ mA}, V_{DD} \ge 2.7 \text{ V}$	V _{DD} - 0.4	-	
V _{OL} ⁽²⁾	Output low-level voltage for an I/O pin	TTL port ⁽³⁾	-	0.4	
V _{OH} ⁽²⁾	Output high-level voltage for an I/O pin	$ I_{IO} = 8 \text{ mA}, V_{DD} \ge 2.7 \text{ V}$	2.4	-	
V _{OL} ⁽²⁾	Output low-level voltage for an I/O pin	I _{IO} = 20 mA, V _{DD} ≥ 2.7 V	-	1.3	.,
V _{OH} ⁽²⁾	Output high-level voltage for an I/O pin		V _{DD} - 1.3	-	V
V _{OL} ⁽²⁾	Output low-level voltage for an I/O pin	 I _{IO} = 4 mA, V _{DD} ≥ 1.8 V	-	0.4	
V _{OH} ⁽²⁾	Output high-level voltage for an I/O pin		V _{DD} - 0.45	-	
(2)	Output low-level voltage for an FT I/O	$ I_{IO} = 20 \text{ mA}, V_{DD} \ge 2.7 \text{ V}$	-	0.4	
V _{OLFM+} ⁽²⁾	pin in FM+ mode (FT I/O with "f" option)	$ I_{IO} = 10 \text{ mA}, V_{DD} \ge 1.8 \text{ V}$	-	0.4	

Table 77. Output voltage characteristics⁽¹⁾

Input/output AC characteristics

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 26: General operating conditions*.

Table 78. I/O AC characteristics (1)(2)

OSPEEDx[1:0] ⁽³⁾	Symbol	Parameter	meter Conditions		Max	Unit
Fmax			C = 50 pF, 2.7 V \leq V _{DD} \leq 3.6 V	-	5	
	Emay	Maximum	C = 50 pF, 1.8 V ≤ V _{DD} ≤ 2.7 V	-	1	MHz
	frequency	C = 10 pF, $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	10	IVII IZ	
0b00			C = 10 pF, 1.8 V ≤ V _{DD} ≤ 2.7 V	-	1.5	
0500	Tr/Tf Output ri	Output rise and	C = 50 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	25	
			C = 50 pF, 1.8 V ≤ V _{DD} ≤ 2.7 V	-	52	ns
		fall time	C = 10 pF, $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	17	115
			C = 10 pF, 1.8 V ≤ V _{DD} ≤ 2.7 V	-	37	

The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 22:* Voltage characteristics. The sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings Σ I_{IO}.

^{2.} Guaranteed by design.

^{3.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

Table 78. I/O AC characteristics⁽¹⁾⁽²⁾ (continued)

OSPEEDx[1:0] ⁽³⁾	Symbol	Parameter	Conditions	Min	Max	Unit
			C = 50 pF, $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	25	
	Fmax	Maximum	C = 50 pF, 1.8 V ≤ V _{DD} ≤ 2.7 V	-	10	MHz
	rillax	frequency	C = 10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	50	IVITZ
0b01			C = 10 pF, 1.8 V ≤ V _{DD} ≤ 2.7 V	-	15	
0001			C = 50 pF, $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	9	
	T-/Tf	Output rise and	C = 50 pF, 1.8 V ≤ V _{DD} ≤ 2.7 V	-	16	
	Tr/Tf	fall time	C = 10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	4.5	ns
			C = 10 pF, 1.8 V ≤ V _{DD} ≤ 2.7 V	-	9	
			C = 50 pF, $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	50	
	Fmax Tr/Tf	ax Maximum frequency	C = 50 pF, 1.8 V ≤ V _{DD} ≤ 2.7 V	-	25	- MHz
			C = 10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	100 ⁽⁴⁾	
0b10			C = 10 pF, 1.8 V ≤ V _{DD} ≤ 2.7 V	-	37.5	
0010		Output rise and	C = 50 pF, $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	5.8	- ns
			C = 50 pF, 1.8 V ≤ V _{DD} ≤ 2.7 V	-	11	
		fall time	C = 10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	2.5	
			C = 10 pF, 1.8 V ≤ V _{DD} ≤ 2.7 V	-	5	
			C = 30 pF, $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	120 ⁽⁴⁾	
	Fmax	Maximum	C = 30 pF, $1.8 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$	-	50	MHz
	rillax	frequency	C = 10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	180 ⁽⁴⁾	IVITZ
0b11			C = 10 pF, 1.8 V ≤ V _{DD} ≤ 2.7 V	-	75 ⁽⁴⁾	
			C = 30 pF, $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	3.3	
	Tr/Tf	Output rise and	C = 30 pF, $1.8 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$	-	6] ne
	11/11	fall time	C = 10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	1.7	- ns
			C = 10 pF, 1.8 V ≤ V _{DD} ≤ 2.7 V	-	3.3	

- 1. The maximum frequency is defined with $(T_r + T_f) \le 2/3$ T, and duty cycle comprised between 45 and 55 %.
- 2. The fall and rise time are defined, respectively, between 90 and 10 %, and between 10 and 90 % of the output waveform.
- 3. OSPEED0[1:0] in GPIOA_OSPEEDR, GPIOB_OSPEEDR and GPIOC_OSPEEDR. OSPEED3[1:0] in GPIOH_OSPEEDR
- 4. This value represents the I/O capability but the maximum system frequency is limited to 48 MHz.

5.3.17 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 26: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)}	NRST input low level voltage	-	-	-	0.3 x V _{DD}	V
V _{IH(NRST)}	NRST input high level voltage	-	0.7 x V _{DD}	-	-	V
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ
V _{F(NRST)}	NRST input, filtered pulse	-	-	-	70	ne
V _{NF(NRST)}	NRST input, not filtered pulse	$1.8 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	350	ı	-	ns

Table 79. NRST pin characteristics⁽¹⁾

- 1. Guaranteed by design.
- The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10 %).

External reset circuit⁽¹⁾

NRST⁽²⁾

NRST⁽²⁾

Filter

Internal reset

MS19978V3

Figure 22. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in the above table.
 Otherwise the reset is not be taken into account by the device.
- 3. The external capacitor on NRST must be placed as close as possible to the device.

5.3.18 Analog switches booster

Table 80. Analog switches booster characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
V_{DD}	Supply voltage	1.8	-	3.6	V
t _{SU(BOOST)}	Booster startup time	-	-	240	μs
I _{DD(BOOST)}	Booster consumption for 1.8 V \leq V _{DD} \leq 2.0 V	-	-	250	
	Booster consumption for 2.0 V \leq V _{DD} \leq 2.7 V	-	-	500	μΑ
	Booster consumption for 2.7 V ≤ V _{DD} ≤ 3.6 V	-	-	900	

1. Guaranteed by design.

5.3.19 Analog-to-digital converter characteristics

Unless otherwise specified, the parameters given in the table below are preliminary values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 26: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 81. ADC characteristics⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage	-	1.62	-	3.6	
\/	Positive reference	V _{DDA} ≥ 2 V	2	-	V _{DDA}	V
V _{REF+}	voltage	V _{DDA} < 2 V		V_{DDA}		
f	ADC clock frequency	Range 1	0.14	-	35	MHz
f _{ADC}	ADC clock frequency	Range 2	0.14	-	16	IVIITZ
		12 bits, V _{DDA} > 2 V	-	-	2.50	
		10 bits, V _{DDA} > 2 V	-	-	2.92	
		8 bits, V _{DDA} > 2 V	-	-	3.50	
· ·	Sampling rate	6 bits, V _{DDA} > 2 V	-	-	4.38	Mana
f _s	Sampling rate	12 bits, V _{DDA} ≤ 2 V	-	-	2.18	Msps
		10 bits, V _{DDA} ≤ 2 V	-	-	2.50	
		8 bits, V _{DDA} ≤ 2 V	-	-	2.92	
		6 bits, V _{DDA} ≤ 2 V	-	-	3.50	
		f _{ADC} = 35 MHz, 12 bits, V _{DDA} > 2 V	-	-	2.35	
f _{TRIG}	External trigger frequency	f _{ADC} = 35 MHz, 12 bits, V _{DDA} ≤ 2 V	-	-	2.18	MHz
		12 bits, V _{DDA} > 2 V	-	-	f _{ADC} /15	
		12 bits, V _{DDA} ≤ 2 V	-	-	f _{ADC} /17	
V _{AIN}	Conversion voltage range	-	V _{SS}	-	V _{REF+}	V
R _{AIN}	External input impedance	-	-	-	50	kΩ
C _{ADC}	Internal sample and hold capacitor	-	-	5	-	pF
t _{STAB}	ADC power-up time	-		2		Conversion cycle
+	Calibration time	f _{ADC} = 35 MHz		2.35		μs
t _{CAL}	Calibration time	-		82		1/f _{ADC}

Symbol Conditions⁽²⁾ Min Unit **Parameter** Тур Max 1/f_{ADC} CKMODE = 00 2 3 CKMODE = 01 6.5 Trigger conversion t_{LATR} latency CKMODE = 10 12.5 1/f_{PCLK} CKMODE = 11 3.5 f_{ADC} = 35 MHz 0.043 4.59 μs Sampling time t_s 1.5 160.5 1/f_{ADC} ADC voltage regulator 20 t_{ADCVREG_STUP} μs start-up time $f_{ADC} = 35 \text{ MHz}$ 0.40 4.95 μs Resolution = 12 bits Total conversion time (including sampling t_{CONV} t_s + 12.5 cycles for successive time) Resolution = 12 bits approximation 1/f_{ADC} = 14 to 173 Laps of time allowed between two t_{IDLE} 100 μs conversions without rearm $f_s = 2.5 \text{ Msps}$ 410 --ADC consumption $f_s = 1 \text{ Msps}$ 164 μΑ I_{DDA(ADC)} from V_{DDA} $f_s = 10 \text{ ksps}$ -17 $f_s = 2.5 \text{ Msps}$ 65 ADC consumption from V_{REF+} $f_s = 1 \text{ Msps}$ 26 μΑ I_{DDV(ADC)} single ended mode $f_s = 10 \text{ ksps}$ 0.26

Table 81. ADC characteristics⁽¹⁾ (continued)

Table 82. Maximum ADC R_{AIN} values

Resolution	Sampling cycle at 35 MHz (ns)	Sampling time at 35 MHz (ns)	Max. R _{AIN} ⁽¹⁾⁽²⁾ (Ω)
	1.5 ⁽³⁾	43	50
	3.5	100	680
	7.5	214	2200
12 bits	12.5	357	4700
12 DIES	19.5	557	8200
	39.5	1129	15000
	79.5	2271	33000
	160.5	4586	50000

^{1.} Guaranteed by design

I/O analog switch voltage booster must be enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when V_{DDA} < 2.4 V and disabled when V_{DDA} ≥ 2.4 V.

Table 82. Maximum ADC R_{AIN} values (continued)

Resolution	Sampling cycle at 35 MHz (ns)	Sampling time at 35 MHz (ns)	Max. R _{AIN} ⁽¹⁾⁽²⁾ (Ω)
	1.5 ⁽³⁾	43	68
	3.5	100	820
	7.5	214	3300
10 bits	12.5	357	5600
าบ มแร	19.5	557	10000
	39.5	1129	22000
	79.5	2271	39000
	160.5	4586	50000
	1.5 ⁽³⁾	43	82
	3.5	100	1500
	7.5	214	3900
8 bits	12.5	357	6800
o Dits	19.5	557	12000
	39.5	1129	27000
	79.5	2271	50000
	160.5	4586	50000
	1.5 ⁽³⁾	43	390
	3.5	100	2200
	7.5	214	5600
6 bits	12.5	357	10000
ง มหร	19.5	557	15000
	39.5	1129	33000
	79.5	2271	50000
	160.5	4586	50000

^{1.} Guaranteed by design.

Table 83. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions ⁽⁴⁾	Min	Тур	Max	Unit
		$V_{DDA} = V_{REF+} = 3 \text{ V}, f_{ADC} = 35 \text{ MHz}, f_{S} \le 2.5 \text{ Msps}, T_{A} = 25 \text{ °C}$	ı	3	4	
ET	Total unadjusted	$1_{ABO} = 35 \text{ MHz}$ t. < 2.5 Msns. $1_A = \text{entire range}$	ı	3	6.5	LSB
	error	1.62 V < V_{DDA} = V_{REF+} < 3.6 V, T_A = entire range Range 1: f_{ADC} = 35 MHz, f_s < 2.2 Msps Range 2: f_{ADC} = 16 MHz, f_s < 1.1 Msps	1	3	7.5	

^{2.} I/O analog switch voltage booster must be enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when $V_{DDA} < 2.4 \text{ V}$ and disabled when $V_{DDA} \ge 2.4 \text{ V}$.

^{3.} Only allowed with $V_{DDA} > 2 V$

Table 83. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾ (continued)

Symbol	Parameter	Conditions ⁽⁴⁾	Min	Тур	Max	Unit
		$V_{DDA} = V_{REF+} = 3 \text{ V}, f_{ADC} = 35 \text{ MHz}, f_{S} \le 2.5 \text{ Msps}, T_{A} = 25 ^{\circ}\text{C}$	-	1.5	2	
EO	Offset error	$2 \text{ V} < \text{V}_{\text{DDA}}, \text{V}_{\text{REF+}} < 3.6 \text{ V},$ $f_{\text{ADC}} = 35 \text{ MHz}; f_{\text{s}} \le 2.5 \text{ Msps}, \text{T}_{\text{A}} = \text{entire range}$	-	1.5	4.5	LSB
		1.62 V < V_{DDA} = V_{REF+} < 3.6 V, T_A = entire range Range 1: f_{ADC} = 35 MHz, f_s < 2.2 Msps Range 2: f_{ADC} = 16 MHz, f_s < 1.1 Msps	-	1.5	5.5	
		$V_{DDA} = V_{REF+} = 3 \text{ V}, f_{ADC} = 35 \text{ MHz}, f_{S} \le 2.5 \text{ Msps}, T_{A} = 25 \text{ °C}$	-	3	3.5	
EG	Gain error	$2 \text{ V} < \text{V}_{\text{DDA}}, \text{V}_{\text{REF+}} < 3.6 \text{ V},$ $f_{\text{ADC}} = 35 \text{ MHz}, f_{\text{s}} \le 2.5 \text{ Msps}, T_{\text{A}} = \text{entire range}$	-	3	5	LSB
		1.62 V < V_{DDA} = V_{REF+} < 3.6 V, T_A = entire range Range 1: f_{ADC} = 35 MHz, $f_s \le$ 2.2 Msps Range 2: f_{ADC} = 16 MHz, $f_s \le$ 1.1 Msps	-	3	6.5	
		$V_{DDA} = V_{REF+} = 3 \text{ V}, f_{ADC} = 35 \text{ MHz}, f_{S} \le 2.5 \text{ Msps}, T_{A} = 25 ^{\circ}\text{C}$	-	1.2	1.5	
ED	Differential	$2 \text{ V} < \text{V}_{\text{DDA}}, \text{V}_{\text{REF+}} < 3.6 \text{ V},$ $f_{\text{ADC}} = 35 \text{ MHz}, f_{\text{s}} \le 2.5 \text{ Msps}, \text{T}_{\text{A}} = \text{entire range}$	-	1.2	1.5	LSB
	linearity error	1.62 V < V_{DDA} = V_{REF+} < 3.6 V, T_{A} = entire range Range 1: f_{ADC} = 35 MHz, f_{s} < 2.2 Msps Range 2: f_{ADC} = 16 MHz, f_{s} < 1.1 Msps	-	1.2	1.5	
	,	$V_{DDA} = V_{REF+} = 3 \text{ V}, f_{ADC} = 35 \text{ MHz}, f_{S} \le 2.5 \text{ Msps}, T_{A} = 25 ^{\circ}\text{C}$	-	2.5	3	
EL	Integral	$2 \text{ V} < \text{V}_{\text{DDA}}, \text{V}_{\text{REF+}} < 3.6 \text{ V},$ $f_{\text{ADC}} = 35 \text{ MHz}, f_{\text{s}} \le 2.5 \text{ Msps}, T_{\text{A}} = \text{entire range}$	-	2.5	3	LSB
	linearity error	1.62 V < V_{DDA} = V_{REF+} < 3.6 V, T_A = entire range Range 1: f_{ADC} = 35 MHz, f_s < 2.2 Msps Range 2: f_{ADC} = 16 MHz, f_s < 1.1 Msps	-	2.5	3.5	
		$V_{DDA} = V_{REF+} = 3 \text{ V}, f_{ADC} = 35 \text{ MHz}, f_{S} \le 2.5 \text{ Msps}, T_{A} = 25 ^{\circ}\text{C}$	10.1	10.2	ı	
ENOB	Effective number of	$2 \text{ V} < \text{V}_{\text{DDA}}, \text{V}_{\text{REF+}} < 3.6 \text{ V},$ $f_{\text{ADC}} = 35 \text{ MHz}, f_{\text{s}} \le 2.5 \text{ Msps}, T_{\text{A}} = \text{entire range}$	9.6	10.2	1	bit
	bits	1.62 V < V_{DDA} = V_{REF+} < 3.6 V, T_A = entire range Range 1: f_{ADC} = 35 MHz, $f_s \le$ 2.2 Msps Range 2: f_{ADC} = 16 MHz, $f_s \le$ 1.1 Msps	9.5	10.2	-	
		$V_{DDA} = V_{REF+} = 3 \text{ V}, f_{ADC} = 35 \text{ MHz}, f_{S} \le 2.5 \text{ Msps}, T_{A} = 25 ^{\circ}\text{C}$	62.5	63	ı	
SINAD	Signal-to- noise and	$2 \text{ V} < \text{V}_{\text{DDA}}, \text{V}_{\text{REF+}} < 3.6 \text{ V},$ $f_{\text{ADC}} = 35 \text{ MHz}, f_{\text{s}} \le 2.5 \text{ Msps}, T_{\text{A}} = \text{entire range}$	59.5	63	1	dB
	distortion ratio	1.62 V < V_{DDA} = V_{REF+} < 3.6 V, T_A = entire range Range 1: f_{ADC} = 35 MHz, f_s < 2.2 Msps Range 2: f_{ADC} = 16 MHz, f_s < 1.1 Msps	59	63	-	
		$V_{DDA} = V_{REF+} = 3 \text{ V}, f_{ADC} = 35 \text{ MHz}, f_{S} \le 2.5 \text{ Msps}, T_{A} = 25 ^{\circ}\text{C}$	63	64	1	
SNR	Signal-to-	$2 \text{ V} < \text{V}_{\text{DDA}}, \text{V}_{\text{REF+}} < 3.6 \text{ V},$ $f_{\text{ADC}} = 35 \text{ MHz}, f_{\text{s}} \le 2.5 \text{ Msps}, \text{T}_{\text{A}} = \text{entire range}$	60	64	-	dB
O.W.	noise ratio	1.62 V < V_{DDA} = V_{REF+} < 3.6 V, T_A = entire range Range 1: f_{ADC} = 35 MHz, $f_s \le$ 2.2 Msps Range 2: f_{ADC} = 16 MHz, $f_s \le$ 1.1 Msps	60	64	-	



		,				
Symbol	Parameter	Conditions ⁽⁴⁾	Min	Тур	Max	Unit
		$V_{DDA} = V_{REF+} = 3 \text{ V}, f_{ADC} = 35 \text{ MHz}, f_{s} \le 2.5 \text{ Msps}, T_{A} = 25 ^{\circ}\text{C}$	-	-74	-73	
THD	Total harmonic	$2 \text{ V} < \text{V}_{\text{DDA}}, \text{ V}_{\text{REF+}} < 3.6 \text{ V},$ $f_{\text{ADC}} = 35 \text{ MHz}, f_{\text{s}} \le 2.5 \text{ Msps}, T_{\text{A}} = \text{entire range}$	ı	-74	-70	dB
1115	distortion	1.62 V < V_{DDA} = V_{REF+} < 3.6 V, T_A = entire range Range 1: f_{ADC} = 35 MHz, f_s ≤ 2.2 Msps	1	-74	-70	

Table 83. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾ (continued)

- 1. Based on characterization results, not tested in production.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. Injecting negative current on any analog input pin significantly reduces the accuracy of A-to-D conversion of signal on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins susceptible to receive negative current.

Range 2: f_{ADC} = 16 MHz, $f_s \le 1.1$ Msps

I/O analog switch voltage booster enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when V_{DDA} < 2.4 V and disabled when V_{DDA} ≥ 2.4 V.




Figure 23. ADC accuracy characteristics

V_{DDA}⁽⁴⁾ V_{REF+}⁽⁴⁾
Sample-and-hold ADC converter analog switch

R_{AIN}⁽¹⁾

C_{parasitic}⁽²⁾

V_{SS}

V_{SS}

V_{SS}

MSv67871V3

Figure 24. Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function

- 1. Refer to Table 83: ADC accuracy for the values of R_{AIN} , R_{ADC} and C_{ADC} .
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to *Table 76: I/O static characteristics* for the value of the pad capacitance). A high C_{parasitic} value downgrades the conversion accuracy. To remedy this, f_{ADC} must be reduced.
- 3. Refer to Table 76: I/O static characteristics for the values of Ilkg.
- 4. Refer to Section 3.10.1: Power supply schemes.

General PCB design guidelines

Power supply decoupling must be performed as shown in *Figure 14: Power supply scheme*. The 100 nF capacitor must be ceramic (good quality) and must be placed as close as possible to the chip.

5.3.20 Temperature sensor characteristics

Table 84. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{TS} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽²⁾	Average slope	2.3	2.5	2.7	mV/°C
V ₃₀	Voltage at 30 °C (±5 °C) ⁽³⁾	0.742	0.76	0.785	V
t _{START} (TS_BUF) ⁽¹⁾	Sensor buffer startup time in continuous mode ⁽⁴⁾	-	8	15	μs
t _{START} (1)	Startup time when entering in continuous mode ⁽⁴⁾	-	70	120	μs
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature	5	-	-	μs
I _{DD} (TS) ⁽¹⁾	Temperature sensor consumption from V_{DD} , when selected by the ADC	-	4.7	7	μΑ

- Guaranteed by design.
- 2. Guaranteed by characterization results.
- 3. Measured at V_{DDA} = 3.3 V ±10 mV. The V_{30} ADC conversion result is stored in the TS_CAL1 byte. Refer to Table 13: Temperature sensor calibration values.
- 4. Continuous mode means Run and Sleep modes, or temperature sensor enable in LPRun and LPSleep modes.

577

DS13293 Rev 5 125/150

5.3.21 V_{BAT} monitoring characteristics

Table 85. V_{BAT} monitoring characteristics⁽¹⁾

Symbol	Parameter		Тур	Max	Unit
R	Resistor bridge for V _{BAT} ⁽²⁾	-	3 * 39	-	kΩ
Q	Ratio on V _{BAT} measurement	-	3	-	-
E _r (3)	Error on Q	-10	-	10	%
t _{S_vbat} ⁽³⁾	ADC sampling time when reading V _{BAT}	12	-	-	μs

- 1. $1.55 \text{ V} < \text{V}_{BAT} < 3.6 \text{ V}.$
- 2. V_{DD} on STM32WL55/4UxYx devices.
- 3. Guaranteed by design.

Table 86. V_{BAT} charging characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
D.	P. Pottony charging register		-	5	-	kΩ
L'BC	R _{BC} Battery charging resistor	VBRS = 1	-	1.5	-	K22

5.3.22 Voltage reference buffer characteristics

Table 87. VREFBUF characteristics⁽¹⁾

Symbol	Parameter	Condition	ıs	Min	Тур	Max	Unit
		Normal mode	V _{RS} = 0	2.4	-	3.6	
\/	Analog supply	Normal mode	V _{RS} = 1	2.8	-	3.6	
V_{DDA}	voltage	Degraded mode ⁽²⁾	V _{RS} = 0	1.62	-	2.4	
		Degraded mode(=)	V _{RS} = 1	1.62	-	2.8	
		Normal mode	V _{RS} = 0	2.044	2.048	2.052	
1121 201 _		I_{LOAD} =100 μ A, T_{J} = 30 °C	V _{RS} = 1	2.495	2.5	2.505	V
	Voltage reference output	Normal mode I_{LOAD} =100 μ A, -40 °C < T_{J} < 125 °C	V _{RS} = 0	2.030	2.048	2.057	
			V _{RS} = 1	2.478	2.500	2.509	
		Degraded mode ⁽²⁾	V _{RS} = 0	V _{DDA} - 250 mV	-	V_{DDA}	
			V _{RS} = 1	V _{DDA} - 250 mV	-	V_{DDA}	
TRIM	Trim step resolution	-	-	-	±0.05	±0.1	%
CL	Load capacitor	-	-	0.5	1	1.5	μF
esr	Equivalent series resistor of C _{load}	-	-	-	-	2	Ω
I _{load}	Static load current	-	-	-	-	4	mA

Conditions Unit **Symbol Parameter** Min Тур Max Normal ppm $2.8 \text{ V} \le \text{V}_{\text{DDA}} \le 3.6 \text{ V}$ Line regulation 2000 I_{line_reg} mode **/V** Normal mag Load regulation 500 μ A ≤ I_{load} ≤ 4 mA 50 500 I_{load_reg} mode /mA $^{\pm[\mathsf{T}_{\mathsf{coeff}}_\mathsf{vrefint}}_{\phantom{\mathsf{begin{figure}0.5em}+50]}}$ -40 °C < T_J < +105 °C Temperature ppm T_{coeff} coefficient /°C $^{\pm[\mathsf{T}_{\mathsf{coeff_vrefint}}}_{\mathsf{+}\;50]}$ $0 \, ^{\circ}\text{C} < \text{T}_{\text{J}} < +50 \, ^{\circ}\text{C}$ DC 40 55 Power supply **PSRR** dB rejection 100 kHz 25 40 - $CL = 0.5 \mu F^{(3)}$ 300 350 $CL = 1.1 \, \mu F^{(3)}$ Startup time 500 650 μs tSTART $CL = 1.5 \mu F^{(3)}$ 650 800 Control of maximum DC current drive on 8 mΑ I_{INRUSH} VREFBUF OUT during start-up phase (4)

Table 87. VREFBUF characteristics⁽¹⁾ (continued)

1. Guaranteed by design or characterization. Not tested in production.

VREFBUF

from V_{DDA}

consumption

 I_{DDA}

(VREFBUF)


- In degraded mode, VREFBUF cannot maintain accurately the output voltage that follows (V_{DDA} drop voltage).
- The capacitive load must include a 100 nF capacitor in order to cut-off the high-frequency noise.

 $I_{load} = 0 \mu A$

 $I_{load} = 500 \mu A$

 $I_{load} = 4 \text{ mA}$

To correctly control the VREFBUF in-rush current during start-up phase and scaling change, the V_{DDA} voltage must be in the range [2.4 V to 3.6 V] and [2.8 V to 3.6 V] respectively for $V_{RS} = 0$ and $V_{RS} = 1$.



16

18

35

25

30

50

μΑ




Figure 26. VREFOUT_TEMP when VRS = 1

5.3.23 Digital-to-analog converter characteristics

Table 88. DAC characteristics⁽¹⁾

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage for DAC ON	DAC output but pin not connect connection only	•	1.71	-	3.6	V
		Other modes		1.80	-		
V _{REF+}	Positive reference voltage	pin not connect	DAC output buffer OFF, DAC_OUT pin not connected (internal connection only)		-	V _{DDA}	V
		Other modes		1.80	-		
В	R _L Resistive load DAC output buffer ON	DAC output	Connected to V _{SS}	5	-	-	
R _L Resistive load		Connected to V _{DDA}	25	-	-		
R _O	Output impedance	DAC output but	ffer OFF	9.6	11.7	13.8	
_	Output impedance sample-	V _{DD} = 2.7 V		-	-	2	kΩ
R _{BON}	and-hold mode, output buffer ON	V _{DD} = 2.0 V		-	-	3.5	
	Output impedance sample	V _{DD} = 2.7 V		-	-	16.5	
R _{BOFF}	and hold mode, output buffer OFF	V _{DD} = 2.0 V		-	-	18.0	
C _L	Canacitiva land	DAC output but	ffer ON	-	-	50	pF
C _{SH}	Capacitive load	Sample-and-ho	-	0.1	1	μF	
Voltage on DAC_OUT		DAC output buffer ON		0.2	-	V _{REF+} - 0.2	V
<i>B</i> /(0_001 0	output	DAC output buffer OFF		0	-	V _{REF+}	

Table 88. DAC characteristics⁽¹⁾ (continued)

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
			±0.5 LSB	-	1.7	3	
	Settling time (full scale: for a 12-bit code transition	Normal mode DAC output	±1 LSB	-	1.6	2.9	
	between the lowest and the buffer ON	buffer ON	±2 LSB	-	1.55	2.85	
t _{SETTLING}	highest input codes, when DAC OUT reaches final	CL ≤ 50 pF RL ≥ 5 kΩ	±4 LSB	-	1.48	2.8	μs
	value ±0.5 LSB, ±1 LSB,		±8 LSB	-	1.4	2.75	
	±2 LSB, ±4 LSB, ±8 LSB)	Normal mode D OFF, ±1LSB, C	AC output buffer L = 10 pF	-	2	2.5	
twakeup	Wakeup time from off state (setting the ENx bit in the	Normal mode C CL ≤ 50 pF, RL	AC output buffer ON ≥ 5 kΩ	-	4.2	7.5	
(2)	DAC control register) until final value ±1 LSB	Normal mode D OFF, CL ≤ 10 p	AC output buffer	-	2	5	– μs
PSRR	V _{DDA} supply rejection ratio	Normal mode D CL ≤ 50 pF, RL	-	-80	-28	dB	
	Minimum time between two consecutive writes into the	DAC_MCR:MODEx[2:0] = 000 or 001 CL \leq 50 pF, RL \geq 5 k Ω		1	-	-	
T _{W_to_W}	T _{W_to_W} DAC_DORx register to guarantee a correct DAC_OUT for a small variation of the input code (1 LSB)	DAC_MCR:MODEx[2:0] = 010 or 011 CL ≤ 10 pF		1.4	-	-	μs
	Sampling time in sample	DAC_OUT pin	DAC output buffer ON, C _{SH} = 100 nF	-	0.7	3.5	me
	and hold mode (code transition between the	connected	DAC output buffer OFF, C _{SH} = 100 nF	-	10.5	18	– ms
hi D	lowest input code and the highest input code when DACOUT reaches final value ±1LSB)	DAC_OUT pin not connected (internal connection only)	DAC output buffer OFF	-	2	3.5	μs
I _{leak}	Output leakage current	Sample and hold mode, DAC_OUT pin connected		-	-	_(3)	nA
Cl _{int}	Internal sample and hold capacitor	-		5.2	7	8.8	pF
t _{TRIM}	Middle code offset trim time	DAC output buf	50	-	-	μs	
V	Middle code offset for 1 trim	V _{REF+} = 3.6 V		-	1500	-	μV
V _{offset}	code step	V _{REF+} = 1.8 V		-	750	-	μv

Table 88. DAC characteristics⁽¹⁾ (continued)

Symbol	Parameter	С	onditions	Min	Тур	Max	Unit
		DAC output	No load, middle code (0x800)	-	315	500	
I _{DDA(DAC)} DAC consumption from V _{DDA}	buffer ON	No load, worst code (0xF1C)	-	450	670		
	DAC output buffer OFF	No load, middle code (0x800)	-	-	0.2	μA	
		Sample and hold mode, C _{SH} = 100 nF		-	315 x T _{on} /(T _{on} +T _{off}) ⁽⁴⁾	670 x T _{on} /(T _{on} +T _{off}) ⁽⁴⁾	
		DAC output	No load, middle code (0x800)	-	185	240	
		buffer ON	No load, worst code (0xF1C)	-	340	400	
I _{DDV(DAC)}	DAC consumption from	DAC output buffer OFF	No load, middle code (0x800)	-	155	205	μΑ
V _{REF+}	V _{REF+}	Sample and hold mode, buffer ON, C _{SH} = 100 nF, worst case		-	185 x T _{on} /(T _{on} +T _{off}) ⁽⁴⁾	400 x T _{on} /(T _{on} +T _{off}) ⁽⁴⁾	, , , ,
		=	Sample and hold mode, buffer OFF, C _{SH} = 100 nF, worst case		155 x T _{on} /(T _{on} +T _{off}) ⁽⁴⁾	205 x T _{on} /(T _{on} +T _{off}) ⁽⁴⁾	

- 1. Guaranteed by design.
- 2. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).
- 3. Refer to Table 76: I/O static characteristics.
- 4. T_{on} is the Refresh phase duration. T_{off} is the Hold phase duration. Refer to the reference manual for more details.

Figure 27. 12-bit buffered/non-buffered DAC




Table 89. DAC accuracy⁽¹⁾

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
DNII	Differential non	DAC output buffer ON		-	-	±2	
DNL	linearity (2)	DAC output buffer OFF		-	-	±2	
ı	Monotonicity	10 bits		G	uarante	ed	
INL	Integral non linearity ⁽³⁾	DAC output buffer ON, CL ≤ 5	60 pF, RL ≥ 5 kΩ	-	-	±4	
INL	integral non intearty	DAC output buffer OFF, CL ≤	50 pF, no RL	-	-	±4	
	0,5	DAC output buffer ON	V _{REF+} = 3.6 V	-	-	±12	LSB
Offset	Offset Offset error at code 0x800 ⁽³⁾	$v_{REF+} = 1.8 \text{ V}$	V _{REF+} = 1.8 V	-	-	±25	
		DAC output buffer OFF, CL ≤	50 pF, no RL	-	-	±8	
Offset1	Offset error at code 0x001 ⁽⁴⁾	DAC output buffer OFF, CL ≤	50 pF, no RL	-	-	±5	
OffcetCal	Offset Error at code	DAC output buffer ON	V _{REF+} = 3.6 V	-	-	±5	
0x800 after calibration	CL ≤ 50 pF, RL ≥ 5 kΩ	V _{REF+} = 1.8 V	-	-	±7		
Gain	Gain error ⁽⁵⁾	DAC output buffer ON, CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±0.5	%
Gaili	Gain endix /	DAC output buffer OFF, CL ≤	50 pF, no RL	-	-	±0.5	/0
TUE	Total unadjusted error	DAC output buffer ON, CL ≤ 5	60 pF, RL ≥ 5 kΩ	-	-	±30	LSB
		DAC output buffer OFF, CL ≤ 50 pF no RL		-	-	±12	
TUECal	Total unadjusted error after calibration	DAC output buffer ON, CL ≤ 5	60 pF, RL ≥ 5 kΩ	-	-	±23	LSB
CND	Cianal to naise ratio	DAC output buffer ON, CL ≤ 5 1 kHz, BW 500 kHz	0 pF, RL≥5 kΩ,	-	71.2	-	dП
SNR	Signal-to-noise ratio	DAC output buffer OFF, CL ≤ 50 pF, no RL, 1 kHz, BW 500 kHz		-	71.6	-	- dB
TUD	Total harmonic	DAC output buffer ON, CL ≤ 5 1 kHz	0 pF, RL≥5 kΩ,	-	-78	-	dП
THD distortion		DAC output buffer OFF, CL ≤ 50 pF, no RL, 1 kHz		-	-79	-	- dB
SINAD	Signal-to-noise and	DAC output buffer ON, CL ≤ 5 1 kHz	0 pF, RL≥5 kΩ,	-	70.4	-	dР
SIIVAD	distortion ratio	DAC output buffer OFF, CL ≤ 1 kHz	50 pF, no RL,	-	71	-	- dB

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ENOR	Effective number of	DAC output buffer ON, CL \leq 50 pF, RL \geq 5 k Ω , 1 kHz	-	11.4	-	bits
ENOB bits	DAC output buffer OFF, CL ≤ 50 pF, no RL, 1 kHz	-	11.5	-	טונס	

- 1. Guaranteed by design.
- 2. Difference between two consecutive codes 1 LSB.
- 3. Difference between measured value at code i and the value at code i on a line drawn between code 0 and last code 4095.
- 4. Difference between the value measured at code (0x001) and the ideal value.
- Difference between the ideal slope of the transfer function and the measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and (V_{REF+} – 0.2) V when buffer is ON.

5.3.24 Comparator characteristics

Table 90. COMP characteristics⁽¹⁾

Symbol	Parameter	C	Conditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage		-	1.62	-	3.6	
V _{IN}	Comparator input voltage range	-		0	-	V_{DDA}	V
V _{BG} ⁽²⁾	Scaler input voltage		-		V _{REFIN}	Т	
V _{SC}	Scaler offset voltage		-	-	±5	±10	mV
I (SCALED)	Scaler static consumption	BRG_EN = 0 (I	oridge disabled)	-	200	300	nA
I _{DDA} (SCALER)	from V _{DDA}	BRG_EN = 1 (oridge enabled)	-	0.8	1	μA
t _{START_SCALER}	Scaler startup time	-		-	100	200	μs
		High-speed	V _{DDA} ≥ 2.7 V	-	-	5	
	Comparator startup time	mode	V _{DDA} < 2.7 V	-	-	7	μs
t _{START}	to reach propagation delay specification	Medium mode	V _{DDA} ≥ 2.7 V	-	-	15	
			V _{DDA} < 2.7 V	-	-	25	
		Ultra-low-powe	Ultra-low-power mode		-	40	
		High-speed	V _{DDA} ≥ 2.7 V	-	55	80	no
4 (3)	Propagation delay with	mode	V _{DDA} < 2.7 V	-	55	100	ns
t _D ⁽³⁾	100 mV overdrive	Medium mode		-	0.55	0.9	
		Ultra-low-powe	r mode	-	4	7	μs
V _{offset}	Comparator offset error	Full common m	ode range	-	±5	±20	mV
		No hysteresis		-	0	-	
N/	Commonator by store -:-	Low hysteresis		-	8	-	\/
V_{hys}	Comparator hysteresis	Medium hysteresis		-	15	-	mV
		High hysteresis		-	27	-	

Symbol	Parameter	C	Conditions	Min	Тур	Max	Unit
	Comparator consumption from V _{DDA}	Ultra-low-	Static	-	400	600	
		power mode	With 50 kHz ±100 mV overdrive square signal	-	1200	-	nA
		Medium mode	Static	-	5	7	
I _{DDA} (COMP)			With 50 kHz ±100 mV overdrive square signal	-	6	-	
		I limb and ad	Static	-	70	100	μA
		High-speed mode	With 50 kHz ±100 mV overdrive square signal	-	75	-	

Table 90. COMP characteristics⁽¹⁾ (continued)

- 1. Guaranteed by design, unless otherwise specified.
- 2. Refer to Table 36: Embedded internal voltage reference.
- 3. Guaranteed by characterization results.

5.3.25 Timers characteristics

Parameters given in the following tables are guaranteed by design. Refer to Section 5.3.16: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 91. TIMx⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit	
t	Timer resolution time	-	1	-	t _{TIMxCLK}	
^t res(TIM)	Timer resolution time	f _{TIMxCLK} = 48 MHz	15.625	-	ns	
f	Timer external clock frequency	-	0	f _{TIMxCLK} /2	MHz	
f _{EXT}	on CH1 to CH4	f _{TIMxCLK} = 48 MHz	0	40	IVIIIZ	
Pos	Timer resolution	TIM1, TIM16, TIM17	-	16	bit	
Res _{TIM}	Timer resolution	TIM2	-	32	DIL	
t	16-bit counter clock period	-	1	65536	t _{TIMxCLK}	
tCOUNTER	To-bit counter clock period	f _{TIMxCLK} = 48 MHz	0.015625	1024	μs	
t	Maximum possible count with	-	-	65536 × 65536	t _{TIMxCLK}	
^t MAX_COUNT	32-bit counter	f _{TIMxCLK} = 48 MHz	_	67.10	S	

^{1.} TIMx is used as a general term where x stands for 1, 2, 16 or 17.

Prescaler divider	PR[2:0] bits	Min timeout (RL[11:0] = 0x000)	Max timeout (RL[11:0] = 0xFFF)	Unit
/4	0x0	0.125	512	
/8	0x1	0.250	1024	
/16	0x2	0.500	2048	
/32	0x3	1.0	4096	ms
/64	0x4	2.0	8192	
/128	0x5	4.0	16384	
/256	0x6 or 0x7	8.0	32768	

Table 92. IWDG min/max timeout period at 32 kHz (LSI)⁽¹⁾

5.3.26 Communication interfaces characteristics

I²C interface characteristics

The I²C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): bitrate up to 100 Kbit/s
- Fast-mode (Fm): bitrate up to 400 Kbit/s
- Fast-mode Plus (Fm+): bitrate up to 1 Mbit/s

The I²C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to the reference manual) and when the II2CCLK frequency is greater than the minimum shown in the table below.

Symbol	Parameter		Min	Unit	
		Standard-mode	-	2	
	(X) I2CCLK frequency	Fast-mode	Analog filter ON, DNF = 0	8	
f _(I2CCLK)		l ast-mode	Analog filter OFF, DNF = 1	9	MHz
		Foot woods Dive	Analog filter ON, DNF = 0	18	
		Fast-mode Plus	Analog filter OFF, DNF = 1	16	

Table 93. Minimum I2CCLK frequency in all I2C modes

The SDA and SCL I/O requirements are met with the following restrictions:

- The SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present.
- The 20 mA output drive requirement in Fast-mode Plus is partially supported. This limits the maximum load C_{load} supported in Fast-mode Plus, given by these formulas:
 - $t_r(SDA/SCL) = 0.8473 \times R_p \times C_{load}$
 - $R_p(min) = [V_{DD} V_{OL}(max)] / I_{OL}(max)$ where R_p is the I2C lines pull-up. Refer to Section 5.3.16: I/O port characteristics for more details.

The exact timings still depend on the phasing of the APB interface clock versus the LSI clock, hence there is always a full RC period of uncertainty.

All I2C SDA and SCL I/Os embed an analog filter (refer to the table below for its characteristics).

Table 94. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	100 ⁽³⁾	ns

- 1. Guaranteed by characterization.
- 2. Spikes with widths below $t_{\text{AF}(\text{min})}$ filtered.
- 3. Spikes with widths above $t_{AF(max)}$ not filtered.

USART characteristics

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 26: General operating conditions*, with the following configuration:

- OSPEEDRy[1:0] set to 10 (output speed)
- capacitive load C = 30 pF
- measurement points at CMOS levels: 0.5 x V_{DD}

Refer to Section 5.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, CK, TX, and RX for USART).

Table 95. USART characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f.	USART clock frequency	Master mode	-	-	6	MHz
f _{CK}	OSANT Clock frequency	Slave mode	-	-	16	IVII IZ
t _{su(NSS)}	NSS setup time	Slave mode	t _{ker} + 5	-	-	
t _{h(NSS)}	NSS hold time	Slave mode	2	-	-	
t _{w(CKH)}	CK high time	Master mode	1 / f _{CK} / 2 - 1	1/f. /2	1/f _{CK} /2+1	
t _{w(CKL)}	CK low time	Waster Mode	171CK72-1	1 / f _{CK} / 2	171CK / 2 + 1	
+	Data input setup time	Master mode	22	-	-	
t _{su(RX)}	Data input setup time	Slave mode	3	-	-	ns
4	Data input hold time	Master mode	0	-	-	115
t _{h(RX)}	Data input hold time	Slave mode	1	-	-	
4	Data output valid time	Master mode	-	13	22	
t _{v(TX)}	Data output valid time	Slave mode	-	0.5	1	
4	Data output hold time	Master mode	10	-	-	
t _{h(TX)}	Data output hold time	Slave mode	0	-	-	

SPI characteristics

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 26: General operating conditions*, with the following configuration:

- output speed set to OSPEEDRy[1:0] = 11
- capacitive load C = 30 pF
- measurements done at CMOS levels: 0.5 x V_{DD}

Refer to Section 5.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 96. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode 1.8 < V _{DD} < 3.6 V, Range 1			24	
		Master transmitter mode 1.8 < V _{DD} < 3.6 V, Range 1			24	
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave receiver mode 1.8 < V _{DD} < 3.6 V, Range 1	-	-	24	MHz
		Slave mode transmitter/full duplex 2.7 < V _{DD} < 3.6 V, Range 1			24 ⁽²⁾	
		Slave mode transmitter/full duplex 1.8 < V _{DD} < 3.6 V, Range 1			24 ⁽²⁾	
t _{su(NSS)}	NSS setup time	Slave mode, SPI prescaler = 2	3 x T _{PCLK}	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI prescaler = 2	2 x T _{PCLK}	ı	-	-
$\begin{matrix} t_{w(\text{SCKH})} \\ t_{w(\text{SCKL})} \end{matrix}$	SCK high and low time	Master mode	T _{PCLK} - 1	T _{PCLK}	T _{PCLK} + 1	
t _{su(MI)}	Data input setup time	Master mode	1	ı	-	
t _{su(SI)}	Data input setup time	Slave mode	1	-	-	
t _{h(MI)}	Data input hold time	Master mode	6	-	-	ns
t _{h(SI)}	Data iriput noid time	Slave mode	2	-	-	115
t _{a(SO)}	Data output access time	Slave mode	9	12	34	
t _{dis(SO)}	Data output disable time	Slave mode	9	10	16	

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Data output valid time	Slave mode, 2.7 < V _{DD} < 3.6 V Range 1	-	10	13.5	
•		Slave mode, 2.7 < V _{DD} < 3.6 V Range 2	-	17	18	
t _{v(SO)}		Slave mode, 1.8 < V _{DD} < 3.6 V Range 1	-	10	20	ns
		Slave mode, 1.8 < V _{DD} < 3.6 V Range 2	-	17	24	
t _{v(MO)}		Master mode (after enable edge)	-	1	1.5	
t _{h(SO)}	Data output hold time	Slave mode (after enable edge)	8	-	-	
t _{h(MO)}	Data output floid time	Master mode (after enable edge)	0	-	-	

Table 96. SPI characteristics⁽¹⁾ (continued)

Maximum frequency in Slave transmitter mode is determined by the sum of t_{v(SO)} and t_{su(MI)}, that has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having t_{su(MI)} = 0 while Duty(SCK) = 50 %.




Figure 28. SPI timing diagram - Slave mode and CPHA = 0

^{1.} Guaranteed by characterization results.




Figure 29. SPI timing diagram - Slave mode and CPHA = 1

1. Measurement points are set at CMOS levels: 0.3 $\rm V_{DD}$ and 0.7 $\rm V_{DD}$.




Figure 30. SPI timing diagram - Master mode

1. Measurement points are set at CMOS levels: 0.3 $V_{\rm DD}$ and 0.7 $V_{\rm DD}$.

JTAG/SWD characteristics

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 26: General operating conditions*, with the following configuration:

- capacitive load C = 30 pF
- measurement done at CMOS levels: 0.5 x V_{DD}.

Refer to Section 5.3.16: I/O port characteristics for more details.

Table 97. Dynamic JTAG characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PP}	TCK clock frequency	2.7 V < V _{DD} < 3.6 V	-	-	33	MHz
1/t _{c(TCK)}	TON Clock frequency	1.8 V < V _{DD} < 3.6 V	-	-	25	IVII IZ
ti _{su(TMS)}	TMS input setup time	-	0.5	-	-	
ti _{h(TMS)}	TMS input hold time	-	1	-	-	
ti _{su(TDI)}	TDI input setup time	-	1	-	-	
ti _{h(TDI)}	TDI input hold time	-	2.5	-	-	ns
tov	TDO output valid time	2.7 V < V _{DD} < 3.6 V	-	12	15	
tov _(TDO)	TDO output valid time	1.8 V< V _{DD} < 3.6 V	-	12	20	
toh _(TDO)	TDO output hold time	-	10	-	-	

Table 98. Dynamic SWD characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PP}	SWCLK clock frequency	2.7 V < V _{DD} < 3.6 V	-	-	58	MHz
1/t _{c(SWCLK)}	SWOLK Clock frequency	1.8 < V _{DD} < 3.6 V	-	-	41	IVII IZ
ti _{su(SWDIO)}	SWDIO input setup time	-	1	-	-	
ti _{h(SWDIO)}	SWDIO input hold time	-	2	-	-	
tov	SWDIO output valid time	2.7 V < V _{DD} < 3.6 V	-	15	17	ns
tov _(SWDIO) SWDIO output	SWDIO output valid time	1.8 V < V _{DD} < 3.6 V	-	15	24	
toh _(SWDIO)	SWDIO output hold time	-	9	-	-	


Package information STM32WL55/54xx

6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at www.st.com. ECOPACK is an ST trademark.

6.1 UFQFPN48 package information

This UFQFPN is a 48 leads, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package.



- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

b

е

ddd

0.200

inches⁽¹⁾ millimeters **Symbol** Min Max Min Тур Max Typ 0.500 0.550 0.600 0.0197 0.0217 0.0236 Α Α1 0.000 0.020 0.050 0.0000 0.0008 0.0020 D 6.900 7.000 7.100 0.2717 0.2756 0.2795 6.900 7.000 7.100 0.2717 0.2795 Ε 0.2756 D2 5.500 5.600 5.700 0.2165 0.2205 0.2244 E2 5.500 5.600 5.700 0.2165 0.2205 0.2244 L 0.300 0.400 0.500 0.0118 0.0157 0.0197 Т 0.152 0.0060

Table 99. UFQFPN48 - Mechanical data

0.250

0.500




Figure 32. UFQFPN48 - Recommended footprint

0.300

0.080

0.0079

0.0098

0.0197

0.0118

0.0031

1. Dimensions are expressed in millimeters.

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Package information STM32WL55/54xx

Device marking for UFQFPN48

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Product identification⁽¹⁾

CCUL

YWW Date code

Pin 1 identifier

Revision code

Figure 33. UFQFPN48 marking example (package top view)

MSv66088V1

^{1.} Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

6.2 UFBGA73 package information

This UFBGA is a 73 balls, 5 × 5 mm, ultra thin fine pitch ball grid array package.

SEATING PLANE С ddd C A4 A2 SIDE VIEW Ε В $\oplus \oplus \circ$ 00 $\circ \bullet$ 00000000 Н 0000000 G F 0000000 Е 00000000 D1 D 0000000 0000000 С 00000000 В 00 00 $QO\Phi$ 3 4 5 9 A1 INDEX CORNER AREA Ø b (73 BALLS) øeeeM C A B BOTTOM VIEW øfff M C B08E_UFBGA73_ME_V1

Figure 34. UFBGA73 - Outline

- 1. Drawing is not to scale.
- The terminal A1 corner must be identified on the top surface by using a corner chamfer, ink or metalized markings, or other feature of package body or integral heat slug.
 A distinguishing feature is allowable on the bottom surface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.

Table 100. UFBGA73 - Mechanical data

Symbol	millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max	
A ⁽²⁾	-	-	0.60	-	-	0.236	
A1	-	-	0.11	-	-	0.0043	
A2	-	0.13	-	-	0.0051	-	
A4	-	0.32	-	-	0.0126	-	
b ⁽³⁾	0.24	0.29	0.34	0.0094	0.0114	0.0134	

Package information STM32WL55/54xx

			•	(55.			
Cumbal	millimete		inc		inches ⁽¹⁾	ches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max	
D	4.85	5.00	5.15	0.1909	0.1969	0.2028	
D1	-	4.00	-	-	0.1575	-	
E	4.85	5.00	5.15	0.1909	0.1969	0.2028	
E1	-	4.00	-	-	0.1575	-	
е	-	0.50	-	-	0.0197	-	
F	-	0.50	-	-	0.0197	-	
ddd	-	-	0.08	-	-	0.0031	
eee ⁽⁴⁾	-	-	0.15	-	-	0.0059	

0.05

Table 100. UFBGA73 - Mechanical data (continued)

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. UFBGA stands for Ultra-Thin Profile Fine Pitch Ball Grid Array.
 - Ultra Thin profile: 0.50 < A ≤ 0.65mm / Fine pitch: e < 1.00mm pitch.
 The total profile height (Dim A) is measured from the seating plane to the top of the component
 - The maximum total package height is calculated by the following methodology: A Max = A1 Typ + A2 Typ + A4 Typ + √ (A1²+A2²+A4² tolerance values)
- 3. The typical balls diameters before mounting is 0.20 mm.

 $fff^{(5)}$

- The tolerance of position that controls the location of the pattern of balls with respect to datum A and B. For each ball there is a cylindrical tolerance zone eee perpendicular to datum C and located on true position with respect to datum A and B as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone.
- The tolerance of position that controls the location of the balls within the matrix with respect to each other. For each ball there is a cylindrical tolerance zone fff perpendicular to datum C and located on true position as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone. Each tolerance zone fff in the array is contained entirely in the respective zone eee above. The axis of each ball must lie simultaneously in both tolerance zones.




Figure 35. UFBGA73 - Recommended footprint

0.0020

Dimension Recommended values Pitch 0.5 mm Dpad 0.230 mm 0.330 mm typ. (depends on the soldermask Dsm registration tolerance) Stencil opening 0.280 mm Stencil thickness Between 0.100 mm and 0.125 mm Pad trace width 0.100 mm Ball diameter 0.280 mm

Table 101. UFBGA recommended PCB design rules (0.5 mm pitch BGA)

Device marking for UFBGA73

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.




Figure 36. UFBGA73 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

Package information STM32WL55/54xx

6.3 Package thermal characteristics

The maximum chip junction temperature (T_J max) must never exceed the values given in *Table 26: General operating conditions*.

The maximum chip-junction temperature, T_J max (in $^{\circ}$ C), can be calculated using the equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

where:

- T_A max is the maximum ambient temperature in °C.
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W.
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max).
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watt. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins:

$$P_{I/O}$$
 max = $\Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH})$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

When the SMPS is used, a portion of the power consumption is dissipated into the external inductor, therefore reducing the device power dissipation. This portion depends mainly on the inductor ESR characteristics.


As the radiated RF power is quite low (< 4 mW), it is not necessary to remove it from the device power consumption.

RF characteristics (such as sensitivity, Tx power consumption) are provided up to 85 °C.

Symbol Value Unit **Parameter** Thermal resistance junction-ambient Θ_{JA} UFBGA73 - 5 x 5 mm 43.4 UFQFPN48 - 7 x 7 mm 27.4 Thermal resistance junction-board °C/W Θ_{JB} UFBGA73 - 5 x 5 mm 27.2 UFQFPN48 - 7 x 7 mm 11.7 Thermal resistance junction-top case Θ_{JC} UFBGA73 - 5 x 5 mm 11 UFQFPN48 - 7 x 7 mm 8.5

Table 102. Package thermal characteristics

7 Ordering information



For a list of available options (such as speed or package) or for further information on any aspect of this device, contact the nearest ST sales office.

8 Important security notice

The STMicroelectronics group of companies (ST) places a high value on product security, which is why the ST product(s) identified in this documentation may be certified by various security certification bodies and/or may implement our own security measures as set forth herein. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attacks. As such, it is the responsibility of each of ST's customers to determine if the level of security provided in an ST product meets the customer needs both in relation to the ST product alone, as well as when combined with other components and/or software for the customer end product or application. In particular, take note that:

- ST products may have been certified by one or more security certification bodies, such as Platform Security Architecture (www.psacertified.org) and/or Security Evaluation standard for IoT Platforms (www.trustcb.com). For details concerning whether the ST product(s) referenced herein have received security certification along with the level and current status of such certification, either visit the relevant certification standards website or go to the relevant product page on www.st.com for the most up to date information. As the status and/or level of security certification for an ST product can change from time to time, customers should re-check security certification status/level as needed. If an ST product is not shown to be certified under a particular security standard, customers should not assume it is certified.
- Certification bodies have the right to evaluate, grant and revoke security certification in relation to ST products. These certification bodies are therefore independently responsible for granting or revoking security certification for an ST product, and ST does not take any responsibility for mistakes, evaluations, assessments, testing, or other activity carried out by the certification body with respect to any ST product.
- Industry-based cryptographic algorithms (such as AES, DES, or MD5) and other open standard technologies which may be used in conjunction with an ST product are based on standards which were not developed by ST. ST does not take responsibility for any flaws in such cryptographic algorithms or open technologies or for any methods which have been or may be developed to bypass, decrypt or crack such algorithms or technologies.
- While robust security testing may be done, no level of certification can absolutely guarantee protections against all attacks, including, for example, against advanced attacks which have not been tested for, against new or unidentified forms of attack, or against any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by customer to create their end product or application. ST is not responsible for resistance against such attacks. As such, regardless of the incorporated security features and/or any information or support that may be provided by ST, each customer is solely responsible for determining if the level of attacks tested for meets their needs, both in relation to the ST product alone and when incorporated into a customer end product or application.
- All security features of ST products (inclusive of any hardware, software, documentation, and the like), including but not limited to any enhanced security features added by ST, are provided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ST DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, unless the applicable written and signed contract terms specifically provide otherwise.



STM32WL55/54xx Revision history

9 Revision history

Table 103. Document revision history

Date	Revision	Changes
9-Nov-2020	1	Initial release.
1-Jul-2021	2	Updated: One sentence at the beginning of Features Table 26: Operating range of RF pads One sentence at the end of Section 3.9.3: Transmitter and Section 3.9.4: Receiver Section 3.9.1: Sub-GHz radio introduction Tx HP values in Table 24: Main performances at VDD = 3 V IDD (868-915MHz, +22 dBm) in Table 28: Sub-GHz radio power consumption in transmit mode 48 MHz, 2.4 V in Table 46: Current consumption during wakeup from Stop 2 mode 16 MHz, 2.4 V in Table 48: Current consumption during wakeup from Stop 1 mode 4 MHz, range 1, 2.4 V in Table 50: Current consumption during wakeup from Stop 0 mode Table 59: HSE32 crystal requirements Reference added after Table 60: HSE32 oscillator characteristics ATCXO in Table 61: HSE32 TCXO regulator characteristics Figure 22: ADC accuracy characteristics and Figure 23: Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function Table 101: Package thermal characteristics
21-Mar-2022	3	Updated: - Table 2: Main features and peripheral count - Section 3.9.1: Sub-GHz radio introduction - Table 26: Operating range of RF pads - WLCSP59 information removed from the whole document
5-Oct-2022	4	Updated: - Features and Table 1: Device summary - Section 2: Description - Section 3.5.2: Embedded SRAM - new Section 3.9.7: IPDs for STM32WL and reference designs - Table 29: Sub-GHz radio power consumption in transmit mode - Section 7: Ordering information - new Section 8: Important security notice
19-Dec-2022	5	Updated: - One note removed Figure 9: Clock tree - New notes on Table 20: STM32WL55/54xx pin definition

IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved