

## EECS240 – Spring 2010

### Lecture 23: MOS Sample and Hold




Elad Alon  
Dept. of EECS

## Acquisition Bandwidth

- Finite switch  $R \rightarrow$  finite bandwidth

- Assuming constant  $V_{in}$  and  $C$  starts at  $0V$ :

$$v_{out}(t) = v_{in}(1 - e^{-t/\tau})$$



- Leads to min. switch size for given bandwidth, resolution

- Linear settling calc. – remember may only get  $T/2$


- (Will  $C$  always start at  $0V$ ?)

EECS240

Lecture 23

4

## MOS Sample & Hold



- Grab exact value of  $V_{in}$  when switch opens

- $kT/C$  noise
- Limited bandwidth
- $R_{sw} = f(V_{in}) \rightarrow$  distortion
- Switch charge injection
- Clock jitter

EECS240

Lecture 23

2

## Switch $R_{on}$ Non-Linearity

EECS240

Lecture 23

5

## Switch Resistance


EECS240

Lecture 23

3

## Sampling Distortion

$$v_{out} = v_{in} \left( 1 - e^{-\frac{T}{2\tau} \left( 1 - \frac{v_{in}}{V_{DD} - V_{TH}} \right)} \right)$$




EECS240

Lecture 23

6

## Constant $V_{GS}$ Sampling



- Switch overdrive voltage is independent of signal
- Error from finite  $R_{ON}$  is linear (to first order)

EECS240

Lecture 23

7

## Charge Injection

- “Extra” charge dumped onto holding capacitor
- Channel charge has to go somewhere
- (Also get injection through  $C_{ov}$ )
- Problems:
  - Offset
  - Distortion (error charge is function of  $V_{IN}$ )

EECS240

Lecture 23

10


## Constant $V_{GS}$ Sampling Circuit

EECS240

Lecture 23

8

## Worst-Case Error Example



channel charge :

$$Q_{CH} = WLC_{ox}(V_{DD} - V_{in} - V_{TH})$$

max pedestal error :  $V_{in} = V_{SS}$

$$\Delta V = \frac{Q_{CH}}{C_2} = \frac{WLC_{ox}}{C_2}(V_{DD} - V_{SS} - V_{TH})$$

Example :


$$\Delta V = \frac{10 \times 0.35 \times 5}{1000}(3 - 0.6) = 42 \text{ mV}$$

EECS240

Lecture 23

11

## Complete Circuit




Ref: A. Abo et al, "A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter," JSSC May 1999, pp. 599.

EECS240

Lecture 23

9

## Dummy Switch



$R=6K$   $C_s=C_d=3pF$   $W/L=18\mu m/9\mu m$   
 $V_{cl}=1.5V$ : fall, rise time = 20ns

$V_{in}$	UNCOMPENSATED SWITCH	COMPENSATED WITH DUMMY	BALANCED SWITCH
0v	-160mV	-45mV	6mV
5v	-105mV	-30mV	1mV
10v	-40mV	-11mV	0.5mV

- Dummy switch is half width
- Depends on equal split between source and drain
- Is split equal?

Ref: Binstman et al, JSSC 12/1980, pp. 1051.

Eichenberger et al, JSSC 8/1989, pp. 1143.

EECS240

Lecture 23

12

## Charge Injection Analysis

- Can perform more detailed, distributed analysis
  - See e.g. Wegmann et al, "Charge Injection in Analog MOS Switches," IEEE J. Solid-state Circuits, Dec. 1987.
  - Results depend on how fast switch is turned off
- Note that SPICE doesn't do this (lumped model) – uses "XPART" parameter instead:
  - XPART = 0: Source 60%, Drain 40%
  - XPART = 0.5: equal split
  - XPART = 1: 100% Drain

EECS240

Lecture 23

13

## Using Bottom-Plate Sampling

EECS240

Lecture 23

16


## Rejecting Injection Error

EECS240

Lecture 23

14

## Using Bottom-Plate Sampling




Ref: W. Yang, D. Kelly, I. Mehr, M. T. Sayuk, and L. Singer, "A 3-V 340mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input," *IEEE Journal of Solid-State Circuits*, vol. 36, pp. 1931 - 1936, December 2001.

EECS240

Lecture 23

17

## Bottom-Plate Sampling



- Turn off  $\Phi_{1a}$  first
  - Injected charge is constant
  - Removed in differential output
- Switch  $\Phi_{1b}$  opens later
  - $C_2$  disconnected  
→ "zero" charge injected
- Is this useful?
  - $V_2 = 0V \dots$

EECS240

Lecture 23

15