

EECS240 – Spring 2010

Lecture 2: CMOS Technology and Passive Devices



Elad Alon
Dept. of EECS

Process Options

- Available for many processes
- Add features to “baseline process”
- E.g.
 - Silicide block option
 - “High voltage” devices (2.5V & 3.3V, >10V)
 - Low V_{TH} devices
 - Capacitor option (2 level poly, MIM)
 - ...

EECS240

Lecture 2

4

Today's Lecture


- EE240 CMOS Technology
- Passive devices
 - Motivation
 - Resistors
 - Capacitors
 - (Inductors)
- Next time: MOS transistor modeling

EECS240

Lecture 2

2

CMOS Cross Section



EECS240

Lecture 2

5

EE240 Process


- 90nm 1P7M CMOS
 - Minimum channel length: 90nm
 - 1 level of polysilicon
 - 7 levels of metal (Cu)
 - 1.2V supply
 - Models for this process not “real”
- Other processes you might see
 - Shorter channel length (45nm / 1V)
 - Bipolar, SiGe HBT
 - SOI

EECS240

Lecture 2

3

Dimensions



EECS240

Lecture 2

6

Why Talk About Passives?

EECS240

Lecture 2

7

Silicide Block Option

Layer	R/\square [Ω/\square]	T_c [ppm/ $^{\circ}\text{C}$] @ $T = 25^{\circ}\text{C}$	V_c [ppm/V]	B_c [ppm/V]
N+ poly	100	-800	50	50
P+ poly	180	200	50	50
N+ diffusion	50	1500	500	-500
P+ diffusion	100	1600	500	-500
N-well	1000	-1500	20,000	30,000

- Non-silicided layers have significantly larger sheet resistance
- Even with silicide block, many non-idealities:
 - Temperature coefficient: $R = f(T)$
 - Voltage coefficient: $R = f(V)$
 - Manufacturing Variations

EECS240

Lecture 2

10

Resistors

- No provisions in standard CMOS
- Resistors are bad for digital circuits →
 - Minimized in standard CMOS
 - But, often want big, well-controlled R for analog...
- Sheet resistance of available layers:

Layer	Sheet resistance
Aluminum	60 m Ω/\square
Polysilicon	5 Ω/\square
N+/P+ diffusion	5 Ω/\square
N-well	1 k Ω/\square

EECS240

Lecture 2

8

Resistor Temp-Co. Example

EECS240

Lecture 2

11

How about an N-Well Resistor?

EECS240

Lecture 2

9

Voltage Dependence


EECS240

Lecture 2

12

Voltage Coefficient

■ p⁺ substrate ■ p⁺ diffusion
■ n⁺ well ■ n⁺ diffusion



Example:
Diffusion resistor

→ Applied voltage modulates depletion width (cross-section of conductive channel)

→ Well acts as a shield

$$R = \frac{V_1 - V_2}{I}$$

$$\approx R_c \left[1 + T_c (T - 25^\circ) + V_c (V_1 - V_2) + B_c \left(\frac{V_1 + V_2}{2} - V_g \right) \right]$$

Systematic Variations from Layout

- Example:




- Use unit element instead:



Compensation

Common Centroid and Dummies

Example: $R1 : R2 = 1 : 2$



Resistor Matching

- Types of mismatch:
 - Run-to-run variations
 - Global differences in thickness, doping, etc.
 - Systematic (e.g. contacts)
 - Random variations between devices
- Run-to-run variations in absolute R value: 20+%
 - Can be problematic for termination, bias current, etc.
- Best case: make circuit depend only on ratios
 - E.g., use feedback to control opamp gain
 - With careful layout, can get 0.1 – 1% matching

Resistor Layout (cont.)

Serpentine layout for large values:



Better layout (mitigates offset due to thermoelectric effects):



See Hastings, "The art of analog layout," Prentice Hall, 2001.

MOSFETs as Resistors

- Triode region ("square law"):

$$I_D = \mu C_{ox} \frac{W}{L} \left(V_{GS} - V_{TH} - \frac{V_{DS}}{2} \right) V_{DS} \quad \text{for } V_{GS} - V_{TH} > V_{DS}$$

- Small signal resistance:

$$\frac{1}{R} = \frac{\partial I_D}{\partial V_{DS}} = \mu C_{ox} \frac{W}{L} (V_{GS} - V_{TH} - V_{DS})$$

$$R \approx \frac{1}{\mu C_{ox} \frac{W}{L} (V_{GS} - V_{TH})} \quad \text{for } V_{GS} - V_{TH} \gg V_{DS}$$

- Voltage coefficient:

$$V_c = \frac{1}{R} \frac{\partial R}{\partial V_{DS}} = \frac{1}{V_{GS} - V_{TH} - V_{DS}}$$


EECS240

Lecture 2

19

Capacitors

- Simplest capacitor:



- What's the problem with this?

EECS240

Lecture 2

22

MOS Resistors

Example: $R = 1 \text{ M}\Omega$

$$R \approx \frac{1}{\mu C_{ox} \frac{W}{L} (V_{GS} - V_{TH})}$$

$$\frac{W}{L} = \frac{1}{\mu C_{ox} R (V_{GS} - V_{TH})}$$

$$= \frac{1}{100 \frac{\mu\text{A}}{\text{V}^2} \times 1 \text{ M}\Omega \times 2 \text{ V}} = \frac{1}{200}$$

$$V_c \Big|_{V_{GS} - V_{TH}} = \frac{1}{V_{GS} - V_{TH}}$$

$$= \frac{1}{2 \text{ V}} = 0.5 \text{ V}^{-1}$$

- Large R-values realizable in small area
- Very large voltage coefficient

- Applications:

• **MOSFET-C filters: (linearization)**
Ref: Tsividis et al, "Continuous-Time MOSFET-C Filters in VLSI," JSSC, pp. 15-30, Feb. 1986.

• **Biasing: (>1GΩ)**
Ref: Geen et al, "Single-Chip Surface-Micromachined Integrated Gyroscope with 50°/hour Root Allen Variance," ISSCC, pp. 426-7, Feb. 2002.


EECS240

Lecture 2

20

Capacitors

- "Improved" capacitor:



- Is this only 1 capacitor?

EECS240

Lecture 2

23

Resistor Summary

- No or limited support in standard CMOS

- Large area (compared to FETs)

- Nonidealities:

- Large run-to-run variations
- Temperature coefficient
- Voltage coefficients (nonlinear)

- Avoid them when you can

- Especially in critical areas, e.g.
 - Amplifier feedback networks
 - Electronic filters
 - A/D converters
- We will get back to this point

EECS240

Lecture 2

21

Capacitor Options


Type	C [aF/μm²]	V _c [ppm/V]	T _c [ppm/°C]
Gate	10,000	Huge	Big
Poly-poly (option)	1000	10	25
Metal-metal	50	20	30
Metal-substrate	30		
Metal-poly	50		
Poly-substrate	120		
Junction caps	~ 1000	Big	Big

EECS240

Lecture 2

24

MOS Capacitor



- High non-linearity, temperature coefficient
- But, still useful in many applications, e.g.:
 - (Miller) compensation capacitor
 - Bypass capacitor (supply, bias)


EECS240

Lecture 2

25

Capacitor Geometries

- Horizontal parallel plate
- Vertical parallel plate
- Combinations



Ref: R. Aparicio and A. Hajimiri, "Capacity Limits and Matching Properties of Integrated Capacitors," JSSC March 2002, pp. 384-393.

EECS240

Lecture 2

28

Capacitor Layout




Figure 6.17 A layout of two capacitors with ratio $C_1/C_2 = 7$, incorporating several of the techniques discussed in the text (adapted from Ref. [23]).

- Unit elements
- Shields:
 - Etching
 - Fringing fields
- "Common-centroid"
- Wiring and interconnect parasitics


Ref.: Y. Tsividis, "Mixed Analog-Digital VLSI Design and Technology," McGraw-Hill, 1996.

EECS240

Lecture 2

26

"MOM" Capacitors



- Metal-Oxide-Metal capacitor. Free with modern CMOS.
- Use lateral flux ($\sim L_{min}$) and multiple metal layers to realize high capacitance values

EECS240

Lecture 2

29

MIM Capacitors

- Some processes have MIM cap as add-on option
 - Separation between metals is much thinner
 - Higher density
- Used to be fairly popular
 - But not as popular now that have many metal layers anyways


EECS240

Lecture 2

27

MOM Capacitor Cross Section

- Use a wall of metal and vias to realize high density
- More layers – higher density
 - May want to chop off lower layers to reduce C_{bot}
- Reasonably good matching and accuracy



EECS240


Lecture 2

30


Distributed Effects

- Can model IC resistors as distributed RC circuits.
- Could use transmission line analysis to find equivalent 2-port parameters.
- Inductance negligible for small IC structures up to ~10GHz.

$$R \gg \omega L$$




Double Contact Structure




- If contact on both edges,
 - R drops 4X
 - Can be a good idea even if not hitting distributed effects

Effective Resistance




- High frequency resistance depends on W, e.g.:
 - W=1μ 10kΩ resistor works fine at 1GHz
 - W=5μ 10kΩ resistor drops to 5kΩ at 1 GHz
- May need distributed model for accurate freq response

What About Inductors?




- Mostly not used in analog/mixed-signal design
 - Usually too big
 - More of a pain to model than R's and C's
 - But they do occasionally get used
- Example inductor app.: shunt peaking
 - Can boost bandwidth by up to 85%!
 - Q not that important (L in series with R)
 - But frequency response may not be flat

Capacitor Q



- Current density drops as you go farther from contact edge...

Spiral Inductors



- Used widely in RF circuits for small L (~1-10nH).
- Use top metal for Q and high self resonance frequencies.
 - Very good matching and accuracy – if you model them right