

EECS240 – Spring 2010

Lecture 24: PLL and CDR Overview



Elad Alon
Dept. of EECS


Linear Model cont'd

EECS240

Lecture 24

4

Clock Generation



- Typical (low-cost) crystals give <500 MHz clock
 - 5 Gb/s link → where to get a 5 GHz clock?
- PLL: multiply frequency up, align phase
 - While maintaining low jitter, power

EECS240

Lecture 24

2


Stability and Loop Bandwidth

EECS240

Lecture 24

5

PLL: Linear Model



EECS240

Lecture 24

3

Loop Components: Phase Detectors

- Basic idea: create pulses with width α to phase difference


EECS240

Lecture 24

6

Loop Filter

Clock Recovery



- Voltage margin strongly dependent on exact sampling position
- How do we set the clock at the “best” place?


VCOs

Conceptual CDR

Noise and Jitter

System Types


- **(Source) Synchronous**
 - Same frequency & phase
- **Mesochronous**
 - Same frequency, unknown phase
- **Plesiochronous**
 - Almost same frequency




* From EE371, Stanford University

Linear (Hogge) Phase Detector

Bang-Bang (Alexander) Phase Detector



- Edge clock $T_{\text{sym}}/2$ away from data
- Derive early/late from data and edge samples:
 - Dn: $(d_n \neq e_n) \ \& \ (d_{n-1} \neq d_n)$
 - Up: $(d_n == e_n) \ \& \ (d_{n-1} \neq d_n)$



* LF can be analog or digital