EECS240 - Spring 2010

Lecture 18: High-Speed Link Overview



Elad Alon Dept. of EECS

Speed of Light

- Why is a link (i.e., off-chip I/O) different than onchip wires?
 - Both send info back and forth
- Usually model on-chip wires with capacitor
 - · Sometimes with resistance too
- On-chip model works because dimensions $<< \lambda$
 - Not true for off-chip wires...

EECS240 Lecture 18 4

Links are everywhere...



EECS240 Lecture 18 2

Transmission Lines

- Wire model when can't ignore c:
- Properties:
 - Delay
 - Characteristic impedance
 - Energy stored in E, B fields


EECS240 Lecture 18 5

Basic Link Issues

Signaling: getting bits from the TX to the RX



· Timing: determining which bit is which





EECS240 Lecture 18 3


Termination and Reflection


- Two constraints at any junction:
 - Voltage are equal
 - Power is conserved

EECS240 Lecture 18 6











· Why not just hit the RX with a larger signal?





So What?

Link Circuits: "Current-Mode" TX • Often use differential signaling/circuits to reject supply/CM noise:			Front-end A	Amp Gain	
EECS240	Lecture 18	13	EECS240	Lecture 18	16
Receiver Termination Options			Front-end Amp Bandwidth		
·				•	
EECS240	Lecture 18	14	EECS240	Lecture 18	17
Basic Receiver					

EECS240

Lecture 18