








U\_edu\_Interface\_2  
edu\_Interface


U1


U\_edu\_Interface\_1  
edu\_Interface

Title		
Size	Number	Revision
A4		
Date:	9/23/2021	Sheet of
File:	D:\workspace\...\edu22_fpga.SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	9/23/2021	Sheet of
File:	D:\workspace\...\edu_Interface.SchDoc	Drawn By:





Comment	Description	Designator	Footprint	LibRef	Quantity
RJ48_10P10C_18R2	Header, 7-Pin, Dual row	J1_1, J1_2, J2_1, J2_2	RJ48	RJ48	4
STEP-MAX10	FPGA core	U1	STEP-MAX10-DIP40	STEP-MAX10	1
1N5819W	Zener Diode	V1	SOD-123	Diode	1