U_edu_Interface_2
edu_Interface

I2C_SCL_1	I2C_SCL_1
I2C_SDA_1	I2C_SDA_1
UART_TX_1	UART_TX_1
UART_RX_1	UART_RX_1
SPI_CS_1	SPI_CS_1
SPI_CLK_1	SPI_CLK_1
SPI_MOSI_1	SPI_MOSI_1
SPI_MISO_1	SPI_MISO_1
GPIO_ADC_1	GPIO_ADC_1
GPIO_PWM_1	GPIO_PWM_1
I2C_SCL_2	I2C_SCL_2
I2C_SDA_2	I2C_SDA_2
UART_TX_2	UART_TX_2
UART_RX_2	UART_RX_2
SPI_CS_2	SPI_CS_2
SPI_CLK_2	SPI_CLK_2
SPI_MOSI_2	SPI_MOSI_2
SPI_MISO_2	SPI_MISO_2
GPIO_ADC_2	GPIO_ADC_2
GPIO_PWM_2	GPIO_PWM_2

U1

	1	3V3	VBUS	40	VBUS_5V
I2C_SCL_1	2	GPIO0	GPIO35	39	SPI_MISO_4
UART_TX_1	3	GPIO1	GPIO34	38	SPI_CS_4
I2C_SDA_1	4	GPIO2	GPIO33	37	SPI_MOSI_4
UART_RX_1	5	GPIO3	GPIO32	36	SPI_CLK_4
SPI_CLK_1	6	GPIO4	GPIO31	35	I2C_SDA_4
SPI_MOSI_1	7	GPIO5	GPIO30	34	I2C_SCL_4
SPI_CS_1	8	GPIO6	GPIO29	33	GPIO_ADC_3
SPI_MISO_1	9	GPIO7	GPIO28	32	GPIO_PWM_3
GPIO_PWM_1	10	GPIO8	GPIO27	31	SPI_MISO_3
GPIO_ADC_1	11	GPIO9	GPIO26	30	SPI_CS_3
I2C_SCL_2	12	GPIO10	GPIO25	29	SPI_MOSI_3
UART_TX_2	13	GPIO11	GPIO24	28	SPI_CLK_3
I2C_SDA_2	14	GPIO12	GPIO23	27	UART_RX_3
UART_RX_2	15	GPIO13	GPIO22	26	I2C_SDA_3
SPI_CLK_2	16	GPIO14	GPIO21	25	UART_TX_3
SPI_MOSI_2	17	GPIO15	GPIO20	24	I2C_SCL_3
SPI_CS_2	18	GPIO16	GPIO19	23	GPIO_ADC_2
SPI_MISO_2	19	GPIO17	GPIO18	22	GPIO_PWM_2
	20	GND	GND	21	

STEP-MAX10

GND GND

U_edu_Interface_1
edu_Interface

I2C_SCL_4	I2C_SCL_1
I2C_SDA_4	I2C_SDA_1
	UART_TX_1
	UART_RX_1
SPI_CS_4	SPI_CS_1
SPI_CLK_4	SPI_CLK_1
SPI_MOSI_4	SPI_MOSI_1
SPI_MISO_4	SPI_MISO_1
	GPIO_ADC_1
	GPIO_PWM_1
I2C_SCL_3	I2C_SCL_2
I2C_SDA_3	I2C_SDA_2
UART_TX_3	UART_TX_2
UART_RX_3	UART_RX_2
SPI_CS_3	SPI_CS_2
SPI_CLK_3	SPI_CLK_2
SPI_MOSI_3	SPI_MOSI_2
SPI_MISO_3	SPI_MISO_2
GPIO_ADC_3	GPIO_ADC_2
GPIO_PWM_3	GPIO_PWM_2

V1 1N5819W
VBUS_5V 2 1
H2 H4 H1 H3 M1 M2 M3 M4 M5 M6
GND





Title		
Size A4	Number	Revision
Date: 9/23/2021		Sheet of
File: D:\workspace\..\edu22_fpga.SchDoc		Drawn By:





Title		
Size A4	Number	Revision
Date: 9/23/2021		Sheet of
File: D:\workspace\..\edu_Interface.SchDoc		Drawn By:





Title		
Size A4	Number	Revision
Date: 9/23/2021		Sheet of
File: D:\workspace\..\edu_Interface.SchDoc		Drawn By:


U1
J2_2
J1_2
U1
J2_1
J1_1
No UART&GPIO
EDU_FPGA_001_21-9-21
Powered By NEXT

Comment	Description	Designator	Footprint	LibRef	Quantity
RJ48_10P10C_18R2	Header, 7-Pin, Dual row	J1_1, J1_2, J2_1, J2_2	RJ48	RJ48	4
STEP-MAX10	FPGA core	U1	STEP-MAX10-DIP40	STEP-MAX10	1
1N5819W	Zener Diode	V1	SOD-123	Diode	1