



## shield clips




Ext clock input

Internal clock input

Input frequency range:  
10MHz-250MHz

## Output SMAs





## SMA Insulating washers

WASHER1 D11.1xd6.6	WASHER2 D11.1xd6.6
WASHER3 D11.1xd6.6	WASHER4 D11.1xd6.6
WASHER5 D11.1xd6.6	WASHER6 D11.1xd6.6
WASHER7 D11.1xd6.6	WASHER8 D11.1xd6.6
WASHER9 D11.1xd6.6	WASHER10 D11.1xd6.6

Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.



Project/Equipment		ARTIQ/SINARA	
Document	Designer		K.B.
	Drawn by		K.B.
	Check by		-
	Last Mod.		2018-11-15
	File		Mirny.schdoc
Print Date		2018-11-15 15:44:18	Sheet 1 of 8
Warsaw University of Technology		ISE	ARTIQ
Nowowiejska 15/19		Size	A3
		Rev	-

A

B

C

D

E


A

B

C

D


E



Copyright WUT 2017


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment ARTIQ/SINARA		
Document  Cannot open file D:\Dropbox\DESIGN\SI\MTCA_projects\SI	Designer	K.B.
	Drawn by	K.B.
	Check by	XX/XX/XXXX
	Last Mod.	-
	File	CLK_INPUT.SchDoc
Print Date 2018-11-15 15:44:20		Sheet 3 of 8
Warsaw Univeristy of Technology ISE Nowowiejska 15/19		ARTIQ
Size A3		Rev -




TRUTH TABLE		
SEL1	SEL0	
0	0	IN0 Input Selected
0	1	IN1 Input Selected
1	0	IN2 Input Selected
1	1	IN3 Input Selected

-  
XO  
MMCX  
SMA



AC-Coupled Input Termination, Such as LVDS and LEVPECL



$RF_{OUT} = [INT + (FRAC/MOD)] \times (f_{PFD}/RF\ Divider)$

where:

$RF_{OUT}$  is the RF frequency output.

$INT$  is the integer division factor.

$FRAC$  is the numerator of the fractional division (0 to MOD – 1).

$MOD$  is the preset fractional modulus (2 to 4095).

$RF\ Divider$  is the output divider that divides down the VCO frequency.

$f_{PFD} = REF_{IN} \times [(1 + D)/(R \times (1 + T))]$

where:

$REF_{IN}$  is the reference frequency input.

$D$  is the RF  $REF_{IN}$  doubler bit (0 or 1).

$R$  is the RF reference division factor (1 to 1023).

$T$  is the reference divide-by-2 bit (0 or 1).





Figure 30. Loop Closed Before Output Divider

D = 0  
T = 0  
R = 1  
MOD = 4000

Start Freq	Stop Freq	VCO Divider	Channel Spacing
40.0MHz	68.75MHz	64	97.656 Hz
68.75MHz	137.5MHz	32	195.31 Hz
137.5MHz	275MHz	16	390.63 Hz
275MHz	550MHz	8	781.25 Hz
550MHz	1.10GHz	4	1.5625kHz
1.10GHz	2.20GHz	2	3.125kHz
2.20GHz	4.00GHz	1	6.25kHz

After the fourth byte is written, the LE input should be brought high to complete the transfer.





Output to AFE board

Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v1.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document	Designer		K.B.
	Drawn by		K.B.
	Check by		-
	Last Mod.		-
	File		VCO_channel.SchDoc
Print Date		2018-11-15 15:44:21	Sheet 4 of 8
Warsaw University of Technology		ISE	ARTIQ
Nowowiejska 15/19		Size	A3
		Rev	-








Copyright WUT 2017









This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document	Designer		K.B.
	Drawn by		K.B.
	Check by		-
	Last Mod.		-
	File		VCO_OUT_channel.SchDoc
Cannot open file D:\Dropbox\DESIGN\SI\MTCA_projects\SI	Print Date		2018-11-15 15:44:22
	Sheet		5 of 8
	Size		A3
Warsaw Univeristy of Technology		ISE	
Nowowiejska 15/19		ARTIQ	

IC10A  
XC2C128-6TQG144C




IC10B  
XC2C128-6TQG144C



Copyright WUT 2017




This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.

Project/Equipment ARTIQ/SINARA		
Document  Cannot open file D:\Dropbox\DESIGN\SI\MTCA_projects\SI	Designer	K.B.
	Drawn by	K.B.
	Check by	-
	Last Mod.	-
	File	CTRL_LOGIC.SchDoc
Print Date 2018-11-15 15:44:22		Sheet 6 of 8
Warsaw University of Technology ISE Nowowiejska 15/19		ARTIQ
Size A3		Rev -



FSEN = 1 -> type 2 receiver with offset; hanging input causes L at the output

EEM connector: IO are LVDS, I2C is 3V3 LVC MOS, P3V3\_MP up to 20mA, P12V up to 1A



Copyright WUT 2017  
This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.


Project/Equipment		ARTIQ/SINARA	
Document		Designer	K.B.
Cannot open file D:\Dropbox\DESIGN\SI\MTCA_projects\SI		Drawn by	K.B.
		Check by	-
		Last Mod.	-
		Last Mod.	2018-11-15
		File	LVDS_IFC_VCO.SchDoc
		Print Date	2018-11-15 15:44:24
		Sheet	7 of 8
		Size	A3
		Rev	-

**LVDS to LVTTL interface & EEM connector**


Warsaw Univeristy of Technology ISE  
Nowowiejska 15/19

ARTIQ

Board-2-Board Analog Connectors



Board-2-Board Digital Connector



Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document	Designer		K.B.
	Drawn by		K.B.
	Check by		-
	Last Mod.		2018-11-15
	File		B2B_connectors.SchDoc
Cannot open file D:\Dropbox\DESIGN\SI\MTCA_projects\SI	Print Date		2018-11-15 15:44:24
	Sheet		8 of 8
Warsaw Univeristy of Technology		ISE	
Nowowiejska 15/19		ARTIQ	
		Size	A3
		Rev	-