



# shield clips



Ext clock input

Internal clock input

Output SMAs

SMA Insulating washers

WASHER1 D11.1xd6.6	WASHER2 D11.1xd6.6
WASHER3 D11.1xd6.6	WASHER4 D11.1xd6.6
WASHER5 D11.1xd6.6	WASHER6 D11.1xd6.6
WASHER7 D11.1xd6.6	WASHER8 D11.1xd6.6
WASHER9 D11.1xd6.6	WASHER10 D11.1xd6.6

Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERNOHL/>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document	3U VCO/PLL (MIRNY) v1.0		Designer K.B.
	Top entity		Drawn by K.B.
			Check by
			Last Mod. -
			File Mirny.schdoc
Cannot open file D:\Dropbox\DESIGN\MTCA\projects\SI	Warsaw University of Technology		Print Date 2018-12-02 02:28:30
	Nowowiejska 15/19		Sheet 1 of 8
	ISE		Size Rev
		ARTIQ	
		A3 -	

A

B

C

D

E


A

B

C


D

E



Power budget (max ratings):	
P3V3:	
LVDS interface 4x	660
LVDS load 4x24mA	96
CPLD	100
ADF4351	4*(27+36+80+26)=676
SY89855UMG	4*(85)=340
TCXO	6
TOTAL P3V3	1878
TOTAL POWER	6,1974 W
P5V0:	
HMC542BLP4E	4*2,9=11.6
HMC349LP4C	4*3,5=14
TOTAL 5V0	25,6
TOTAL POWER	0,125 W
P7V0:	
ERA-4XSM+	4*85=340
TOTAL 7V0	340
TOTAL POWER	2,38
DC/DC converter losses	
TPS62175 eff .95	0,05*(0,366)*7,5=0,137 W
LTM4622:3.6V eff .9	0,1*1,878*3,6=0,676 W
LTM8045 eff .8	0,2*(4*25)*3,6=0,072 W
LDO losses	
3.6V->3.3V	0,564 W
7.5V->5V	0,064 W
Total power from 12V	
Total power from 12V	10,5 W
Total current from 12V	0,875 A


- N7V5A TP8
- P3V3 TP12
- P3V3\_MP TP13
- P3V3\_MP TP14
- P3V6 TP15
- P5V0A TP16
- P7V0A TP17
- P12V0 TP18





Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document	Designer		K.B.
	Drawn by		K.B.
	Check by		-
	Last Mod.		2018-12-01
	File		Supply_VCO.SchDoc
Cannot open file D:\Dropbox\DESIGN\MTCA\projects\SI	Print Date		2018-12-02 02:28:31
	Sheet		2 of 8
	Size		A3
Warsaw University of Technology		ISE	
Nowowiejska 15/19		ARTIQ	




AC-Coupled Input Termination, Such as LVDS and LEVPECL



TRUTH TABLE

SEL1	SEL0	
0	0	IN0 Input Selected
0	1	IN1 Input Selected
1	0	IN2 Input Selected
1	1	IN3 Input Selected

-  
XO  
MMCX  
SMA



Copyright WUT 2017  
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document Cannot open file D:\Dropbox\DESIGN\SI\MTCA\projects\SI	Document		Designer K.B.
			Drawn by K.B.
			Check by -
			Last Mod. - 2018-11-30
			File CLK_INPUT.SchDoc
Print Date 2018-12-02 02:28:31		Sheet 3 of 8	
Warsaw Univeristy of Technology Nowowiejska 15/19		ISE	
		ARTIQ	
		Size A3	Rev -

$RF_{OUT} = [INT + (FRAC/MOD)] \times (f_{PPD}/RF\ Divider)$   
where:  
 $RF_{OUT}$  is the RF frequency output.  
 $INT$  is the integer division factor.  
 $FRAC$  is the numerator of the fractional division (0 to MOD - 1).  
 $MOD$  is the preset fractional modulus (2 to 4095).  
 $RF\ Divider$  is the output divider that divides down the VCO frequency.

$f_{PPD} = REF_{IN} \times [(1 + D)/(R \times (1 + T))]$   
where:  
 $REF_{IN}$  is the reference frequency input.  
 $D$  is the RF  $REF_{IN}$  doubler bit (0 or 1).  
 $R$  is the RF reference division factor (1 to 1023).  
 $T$  is the reference divide-by-2 bit (0 or 1).





Figure 30. Loop Closed Before Output Divider

D = 0  
T = 0  
R = 1  
MOD = 4000

Start Freq	Stop Freq	VCO Divider	Channel Spacing
40.0MHz	68.75MHz	64	97.656 Hz
68.75MHz	137.5MHz	32	195.31 Hz
137.5MHz	275MHz	16	390.63 Hz
275MHz	550MHz	8	781.25 Hz
550MHz	1.10GHz	4	1.5625kHz
1.10GHz	2.20GHz	2	3.125kHz
2.20GHz	4.00GHz	1	6.25kHz

After the fourth byte is written, the LE input should be brought high to complete the transfer.



Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document		Designer K.B.	
Cannot open file D:\Dropbox\DESIGN\MTCA\projects\SI		Drawn by K.B.	XX/XX/XXXX
		Check by	-
		Last Mod.	2018-11-30
		File	VCO_channel.SchDoc
		Print Date	2018-12-02 02:28:31
Warsaw University of Technology ISE		Sheet 4 of 8	
Nowowiejska 15/19		ARTIQ	
		Size	A3
		Rev	-

One of Two RF filters can be used switchable by the two jumpers (R57/59 and R58/C28) for jumper configuration see ADC\_channel sheet  
Populate Filter Components according to individual project design  
For Custom Filter reference design and Possible configurations (as AWR MWO projects) are found in documentation folder

Discrete-elemet filter with R57/59 & R58/C28

Mini-Circuits FV1206 filter

Jumper

Jumper

Digital Attenuator

F clk max = 30MHz
















Amplifier  
+13dB @ 2GHz typ.

SPDT switch

Copyright WUT 2017


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document		Designer K.B.	
Cannot open file D:\Dropbox\k\DESIGN\SI\MTCA\projects\SI	<b>Output stage : Attenuator, amplifier and filter</b>	Drawn by K.B.	
		Check.by -	
		Last Mod. - 2018-11-30	
		File VCO_OUT_channel.SchDoc	
		Print Date 2018-12-02 02:28:31	
		Sheet 5 of 8	
		Size A3	
Rev -			
Warsaw University of Technology Nowowiejska 15/19		ISE	
ARTIQ			




Copyright WUT 2017




This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



Project/Equipment		ARTIQ/SINARA	
Document	Designer		K.B.
	Drawn by		K.B.
	Check by		-
	Last Mod.		2018-11-29
	File		CTRL_LOGIC.SchDoc
Cannot open file D:\Dropbox\DESIGN\MTCA\projects\SI	Print Date		2018-12-02 02:28:31
	Sheet		6 of 8
Warsaw University of Technology		ISE	
Nowowiejska 15/19		ARTIQ	
		Size	Rev
		A3	-



EEM connector: IO are LVDS, I2C is 3V3 LVCMOS, P3V3\_MP up to 20mA, P12V up to 1A




Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.


Project/Equipment		ARTIQ/SINARA	
Document		Designer	K.B.
Cannot open file D:\Dropbo x\DESIGN S\MTCA_ projects\SI	<b><i>LVDS to LVTTL interface &amp; EEM connector</i></b>	Drawn by	K.B.
		Check by	-
		Last Mod.	-
		File	LVDS_IFC_VCO.SchDoc
		Print Date	2018-12-02 02:28:32
Warsaw University of Technology Nowowiejska 15/19		ISE	Sheet 7 of 8
ARTIQ		Size	A3
		Rev	-

Board-2-Board Analog Connectors



MEZZ\_IO[13..0]

Board-2-Board Digital Connectors



Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document	Designer		K.B.
	Drawn by		K.B.
	Check by		-
	Last Mod.		-
	File		B2B_connectors.SchDoc
Cannot open file D:\Dropbox\DESIGN\MTCA_projects\SI	Print Date		2018-12-02 02:28:32
	Sheet		8 of 8
	Size		A3
Rev		-	

AFE Mezzanine Connectors

Warsaw Univeristy of Technology ISE Nowowiejska 15/19

ARTIQ