





shield clips



Ext clock input




Internal clock input

Output SMAs



SMA Insulating washers





WASHER1 D11.1xd6.6	WASHER2 D11.1xd6.6
WASHER3 D11.1xd6.6	WASHER4 D11.1xd6.6
WASHER5 D11.1xd6.6	WASHER6 D11.1xd6.6
WASHER7 D11.1xd6.6	WASHER8 D11.1xd6.6
WASHER9 D11.1xd6.6	WASHER10 D11.1xd6.6



Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document		3U VCO/PLL (MIRNY) v1.0	
Cannot open file D:\Dropbox\DESIGN\MTCA\projects\SI		Top entity	
Designer		K.B.	XX/XX/XXXX
Drawn by		K.B.	-
Check by		-	2018-10-15
Last Mod.		-	2018-10-15
File		Mirny.schdoc	Sheet 1 of 8
Print Date		2018-10-15 03:19:19	Size A3 Rev -
Warsaw University of Technology		ISE	ARTIQ
Nowowiejska 15/19			




Power budget (max ratings):	
P3V3:	
LVDS interface 4x	660
LVDS load 4x24mA	96
CPLD	100
ADF4351	4*(27+36+80+26)=676
SY89855UMG	4*(85)=340
TCXO	6
TOTAL P3V3	1878
TOTAL POWER	6.1974 W
P5V0	
HMC542BLP4E	4*2.9=11.6
HMC349LP4C	4*3.5=14
TOTAL 5V0	25.6
TOTAL POWER	0.125 W
DC/DC converter losses	
TPS62175 eff .95	0.05*(0.026)*7.5=0.01 W
LTM:3.6V eff .9	0.1*1.878*3.6=0.676 W
LDO losses	
3.6V->3.3V	0.564 W
7.5V->5V	0.064 W
Total power from 12V	7.64 W
Total current from 12V	0.6367 A

- P3V3_MP TP12
- P3V3A TP13
- P3V3_MP TP14
- P3V6 TP15
- P5V0A TP16
- P12V0 TP18



Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document	Designer		K.B.
	Drawn by		K.B.
	Check by		-
	Last Mod.		2018-10-15
	File		Supply_VCO.SchDoc
Cannot open file D:\Dropbox\DESIGN\MTCA\projects\SI	Print Date		2018-10-15 03:19:20
	Sheet		2 of 8
	Size		A3
Warsaw Univeristy of Technology		ISE	
Nowowiejska 15/19		ARTIQ	




AC-Coupled Input Termination, Such as LVDS and LEVPECL



TRUTH TABLE

SEL1	SEL0	
0	0	IN0 Input Selected
0	1	IN1 Input Selected
1	0	IN2 Input Selected
1	1	IN3 Input Selected

-
XO
MMCX
SMA



Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document	Designer		K.B.
	Drawn by		K.B.
	Check by		-
	Last Mod.		2018-10-15
	File		CLK_INPUT.SchDoc
Print Date		2018-10-15 03:19:20	Sheet 3 of 8
Warsaw Univeristy of Technology		ISE	ARTIQ
Nowowiejska 15/19			
		Size	A3
		Rev	-

$RF_{OUT} = [INT + (FRAC/MOD)] \times (f_{PPD}/RF\ Divider)$
where:
 RF_{OUT} is the RF frequency output.
 INT is the integer division factor.
 $FRAC$ is the numerator of the fractional division (0 to MOD - 1).
 MOD is the preset fractional modulus (2 to 4095).
 $RF\ Divider$ is the output divider that divides down the VCO frequency.

$f_{PPD} = REF_{IN} \times [(1 + D)/(R \times (1 + T))]$
where:
 REF_{IN} is the reference frequency input.
 D is the RF REF_{IN} doubler bit (0 or 1).
 R is the RF reference division factor (1 to 1023).
 T is the reference divide-by-2 bit (0 or 1).






Figure 30. Loop Closed Before Output Divider

D = 0
T = 0
R = 1
MOD = 4000

Start Freq	Stop Freq	VCO Divider	Channel Spacing
40.0MHz	68.75MHz	64	97.656 Hz
68.75MHz	137.5MHz	32	195.31 Hz
137.5MHz	275MHz	16	390.63 Hz
275MHz	550MHz	8	781.25 Hz
550MHz	1.10GHz	4	1.5625kHz
1.10GHz	2.20GHz	2	3.125kHz
2.20GHz	4.00GHz	1	6.25kHz



After the fourth byte is written, the LE input should be brought high to complete the transfer.



Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.















Project/Equipment		ARTIQ/SINARA	
Document		Designer K.B.	
Cannot open file D:\Dropbox\DESIGN S\MTCA projects\SI		Drawn by K.B.	XX/XX/XXXX
		Check by	-
		Last Mod.	2018-10-15
		File	VCO_channel.SchDoc
		Print Date	2018-10-15 03:19:20
Warsaw University of Technology ISE		Sheet 4 of 8	
Nowowiejska 15/19		ARTIQ	
		Size	A3
		Rev	-



Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.


Project/Equipment		ARTIQ/SINARA	
Document		Designer K.B.	
Cannot open file D:\Dropbox\DESIGN\SI\MTCA\projects\SI		Drawn by K.B.	XX/XX/XXXX
		Check by -	-
		Last Mod. -	2018-10-15
		File VCO_OUT_channel.SchDoc	
Print Date 2018-10-15 03:19:20		Sheet 5 of 8	
Warsaw University of Technology Nowowiejska 15/19		ISE	
		ARTIQ	
		Size A3	Rev -







Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA						
Cannot open file D:\Dropbox\DESIGN\S\MTCA_projects\SI	<div>CPLD logic & option switches</div>		Designer		K.B.			
			Drawn by		K.B.	XX/XX/XXXX		
			Check.by		-	-		
			Last Mod.		-	2018-10-15		
			File		CTRL_LOGIC.SchDoc			
			Print Date		2018-10-15 03:19:20			
Warsaw University of Technology Nowowiejska 15/19		ISE		ARTIQ		Sheet	6 of 8	
				Size	A3	Rev		



EEM connector: IO are LVDS, I2C is 3V3 LVCMOS, P3V3_MP up to 20mA, P12V up to 1A




Copyright WUT 2017


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document		Designer	K.B.
Cannot open file D:\Dropbox\DESIGN S\MTCA_projects\SI		Drawn by	K.B.
		Check by	-
		Last Mod.	-
		File	LVDS_IFC_VCO.SchDoc
Print Date		2018-10-15 03:19:21	Sheet 7 of 8
Warsaw Univeristy of Technology Nowowiejska 15/19		ISE	ARTIQ
		Size	A3
		Rev	-

Board-2-Board Analog Connectors



Board-2-Board Digital Connector



Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment ARTIQ/SINARA		
Document Cannot open file artiq.png	Designer K.B.	
	Drawn by K.B.	XX/XX/XXXX
	Check.by -	-
	Last Mod. -	2018-10-15
	File B2B_connectors.SchDoc	
Print Date 2018-10-15 03:19:21		Sheet 8 of 8
Warsaw Univeristy of Technology ISE Nowowiejska 15/19		ARTIQ
		Size Rev A3 -