# Computer Organization and Architecture Course Design



# Southeast University School of Information Science and Technology

**Author:** WU YX

**Student Number:** 040193xx

Project Name: A Parallel Output Controller(POC)

**Date:** March 23, 2022

# **Contents**

1.	Purj	pose -		3		
2.	2. Tasks			2		
3. Design Analysis 4						
	3.1	Overall Desig	n	5		
	3.2	Processor Des	sign	5		
	3.3	POC Design		7		
	3.4	Printer Design	1	8		
4. Simulation				9		
	4.1	Input Wavefor	rm Design	9		
	4.2	Simulation Re	esults 1	10		
5. Conclusion 1			12			
6. Discussion 12						
7.	7. Appendix(Source Code) 13					

## 1.Purpose

The purpose of this project is to design and simulate a parallel output controller (POC) which acts an interface between system bus and printer. The Xilinx Vivado is adopted for simulation.

#### 2. Tasks

POC is one of the most common I/O modules, namely the parallel output controller. It plays the role of an interface between the computer system bus and the peripheral (such as a printer or other output devices).




Figure 1 Printer Connection

Figure 1 shows the connecting of a printer to the system bus through the POC. The communication between POC and the printer is controlled by a "handshake" protocol illustrated in Figure 2.

The handshaking process is described as follows: When the printer is




Figure 2 The handshake timing diagram between POC and the printer

ready to receive a character, it holds RDY=1. The POC then hold a character at PD (parallel data) port and generate a pulse at the port TR (transfer request). The POC will change TR to 0 when detecting printer has respond TR, i.e., RDY has been changed from 1 to 0. When detecting the effective TR signal, the printer will change RDY to 0, take the character at PD and hold the RDY at 0 until the character has been printed (e.g. 5 or 10ms), then set RDY=1 again when it is ready to receive the next character. (Suppose the printer has only a one character "buffer" register, so that each character must be printed before the next character is sent).

The buffer register BR is used to temporarily hold a character sent from the processor, which character will be transferred to the printer later. The status register SR is used for two control functions: SR7 serves as a ready flag to indicate POC is ready or not to receive a new character from the processor, and SR0 is used to enable the interrupt requests sent by POC. In in interrupt mode, If SR0=1, then POC will send an interrupt request signal to processor when it is ready to receive a character (i.e., when SR7=1). If SR0=0, then POC will not interrupt. The other bits of SR are not used and empty.

## 3. Design Analysis

#### 3.1 Overall Design

To adopt modular design, the author designed four independent modules first, namely, Top, Processor, POC and Printer. In Top module, We

proviede the whole system with necessary inputs, including clk, modest, reset, and receives the printer output from the system by instantiating the three modules. The connections of all the modules is shown in figure 3.




Figure 3 Top Module schematic

#### 3.2 Processor Design

```
23 module Processor (
       output ADDR, //控制SR还是BR, 1是BR
24
25
       input [7:0]Dout,
26
       output [7:0]Din,
       output RW, //控制读写, 1是cpu向外写
27
28
       input clk,
29
       input IRQ, //IRQ为0代表中断请求
30
       input reset,
       input modset, //1中断0查询
31
       input [7:0]data
32
33
       ):
34
```

#### **Signal Explanations:**

Input

[7:0]Dout Data which is read from POC

[7:0]data Input data, waiting to be written to POC

clk Clock signal

IRQ Interrupt signal read from POC, 0 implies enabled

modset Change modes from the outside, 1 for interrupt

reset 0 for restart, coordinates with modset

Output

ADDR Address select control, 1 for BR, 0 for SR
RW Read or write control, 1 for write into POC

[7:0]Din Data to be written into POC


Besides, I've designed two internal registers to meet certain functions.

reg handle a flag that indicates if the written operation has

been done by CPU in one circle.

reg change flag 1 clock time delay which helps the mod change

For the purpose of the design is to simulate a POC instead of a CPU, we use if-else branches to depict the logic instead of a FSM.



#### 3.3 POC Design

```
23 pmodule POC(
24
        input clk,
25
        output IRQ,
26
        input RW,
        input [7:0]Din,
27
        output [7:0]Dout,
28
        input ADDR,
29
        input RDY,
30
        input reset,
31
       // input mod, //1中断0查询
32
         output TR,
33
        output [7:0]PD
34
35
```

#### Signal Explanations:

Input

[7:0]Din Data from CPU.

RW Input data, waiting to be written to POC

clk Clock signal

RDY Ready flag from Printer, 1 for ready

ADDR Address select control, 1 for BR, 0 for SR

reset 0 for restart

Output

TR Impulse which activates Printer

IRQ Interrupt flag, 0 for interrupt

[7:0]PD Data to be sent to Printer

[7:0]Dout Data to be sent to CPU


The simulation of POC adopts finite state machine.

parameter state 1= 3'b000; start

parameter state2= 3'b001; Interrupt

parameter state3= 3'b010; Polling
parameter state4= 3'b011; handshake after polling
parameter state5= 3'b100; handshake after interrupt
parameter state6= 3'b101; refresh SR

SR1:10000000 SR2:000000000 SR3:10000001 SR4:00000001



Inside state2 and state3, if-else branches are used to communicate with CPU according to the content of RW and ADDR.

Inside state4 and state5, if RDY==1, POC will activate TR and send data to printer, SR7 is also reset to 1.

### 3.4 Printer Design

23 👨	module Printer(
24	input clk,
25	input TR,
26	input [7:0]PD,
27	input reset,
28	output RDY,
29	output [7:0]PRINT

#### Signal Explanations:

Input

[7:0]PD Data from POC

TR If TR==1, start receiving data

clk Clock signal reset 0 for restart

Output

[7:0]PRINT Output the received data

RDY Ready flag for POC

In this module, logic is rather clear, it just needs to receive data and print. A waiting flag and a counter is set to simulate print delay.

#### 4. Simulation

4.1 Input Waveform Design


```
70 :
                                      reset=0;
      data=8' b10100101; //第一个data 71
56
                                      modset=0;
                                72
                                     #(JUMP);
     reset=1;//先重开
                                73
     modset=1;//先中断
                                      reset=1;
                                74 ♥
                                      //#(PERIOD*20);
     #(JUMP);
59
                                reset=0;//边沿触发
60
                                      #(PERIOD*40);
     #(JUMP);
61
                                      data=8' b11000011;//第4data
                                77
     reset=1;
62
                                78
63
                               79
                                     reset=0;//切换
     #(PERIOD*20);
64
     data=8'b11110000;//第2个data 80
                                     modset=1;
65
                                81
                                      #(JUMP);
     #(PERIOD*20);
66
                               82
                                      reset=1;//边缘触发
      data=8' b00001111;//第3个data
67
                                83
                                      #(PERIOD*40);
68
      #(PERIOD*20):
```

Core of the testbench is shown here. It can be concluded into 3 periods.

- 1) Data=10100101(a5)->11110000(f0) ->00001111(0f) interrupt-mode
- 2) Data=00001111(0f) ->11000011(c3) polling-mode
- 3) Data=11000011(c3) interrupt mode


The whole simulation waveform is shown below.

#### 4.2 Simulation Results



We can clearly figure out that it experienced 3 period of different modes by observing IRQ. We can also clearly figure out that the transmitted data has four different values by observing PD.

Let's further discuss the waveforms by focusing on the two moments when two modes alters each other.



1) The first time of mode changes


A1: At this special moment, we can see that modset changes from 1 to 0, which means from interrupt mode to polling mode.

A2: Here we notice that after reset, the fsm in POC restart from state6, it reads SR set by CPU, and jumps to state3 then state4.

A3: First RW=1, ADDR=0, CPU writes 10000000 through port Din to SR. Then SR=80'h and IRQ turns to 1.

A4: In polling mode, every time CPU writes something to POC, it first checks if POC is ready through port Dout. Hence we can see a loop of 80 and 00 in the value of Dout

A5: The printer is designed to give 00000000 when not printing, when printing, it costs 3 clocks as we can see here.



#### 2) The second time of mode changes

A1: At this special moment, we can see that modset changes from 0 to 1, which means from polling mode to interrupt mode.

A2: Here we notice that after reset, the fsm in POC restart from state6, it reads SR set by CPU, and jumps to state2 then state5.

A3: First RW=1, ADDR=0, CPU writes 10000001 through port Din to SR. Then SR=81'h and IRQ turns to 0.

A4: At this moment, the author intentionally changes input data and mod at the same time to test the robustness of the design. We can find out that the output data also changed from 0f'h to c3'h after reset signal.

#### 5. Conclusion

- 1. From the this Design, I've recognized that POC is of great significant in the communication between CPU and I/O. It not only plays a role as a buffer, but adjusts the data exchanging rate as well.
- 2. A matched time flow, which leads to better synchronousness for every parts of a computer system is unavoidable. Proper time sequencing skills help accelerates the rate of I/O stream.
- 3.In computer system, an important concept is that each time when an operation is done, a signal should be emitted to inform interfaces connected to it. Only then a machine can indeed work as a whole.

#### 6.Discussion

- 1. Compared to the vast modern computer design strategies, this POC design not a big deal to be discussed. We also have many other I/O mechanisms like DMA and so on. But it doesn't mean this project is meaningless to us. By building the whole system on my own, I've improved my Verilog skills and objectified my recognition to Computer architecture.
- 2. When coding, I made several mistakes. For example, there was no schematic after synthesis. And I finally found out that this is because I hadn't set an output at TOP level.

Another important concept I've learned from this project is the difference of Finite State Machines, commonly we adopt the 3 segments FSM, but here I adjusted the architecture to fit my design.

3. If there is flaw in this design, I guess the biggest one is its efficiency.

Actually I intentionally made the POC and the Processor two pipelines.

Their states change with clock, but there are sometimes that the change of states maybe paralleled but I limited it to linear to keep a stable system.

#### 4. Thanks for reading

# 6.Appendix

```
module POCexp(
                                             .RW(RW),
    input clk,
                                             .Din(Din[7:0]),
    input reset,
                                             .Dout(Dout[7:0]),
    input modset,
                                             .ADDR(ADDR),
    input [7:0]data,
                                             .RDY(RDY),
    output [7:0]print
                                             .TR(TR),
                                             .PD(PD[7:0]),
    );
                                             .reset(reset)
wire ADDR;
                                             );
wire TR;
wire RW;
                                        Printer u Printer(
wire IRQ;
                                             .clk(clk),
wire RDY;
                                             .TR(TR),
                                             .PD(PD[7:0]),
wire [7:0]Din;
wire [7:0]Dout;
                                             .RDY(RDY),
wire [7:0]PD;
                                             .PRINT(print[7:0]),
                                             .reset(reset)
Processor u Processor(
    .ADDR(ADDR),//控制SR还是
                                             );
BR, 1是BR
                                        endmodule
    .Dout(Dout[7:0]),
    .Din(Din[7:0]),
    .RW(RW),//控制读写, 1是cpu向
                                        module Processor(
外写
                                             output ADDR,//控制SR还是BR,
    .clk(clk),
                                        1是BR
    .IRQ(IRQ),//IRQ为0代表中断请求
                                             input [7:0]Dout,
    .reset(reset),
                                             output [7:0]Din,
                                             output RW,//控制读写,1是cpu向
    .modset(modset),
                                        外写
    .data(data[7:0])
    );
                                             input clk,
                                             input IRQ,//IRQ为0代表中断请求
POC u POC(
                                             input reset,
                                             input modset,//1中断0查询
    .clk(clk),
    .IRQ(IRQ),
                                             input [7:0]data
```

```
);
                                                end
                                                else if(change flag==2'b00)
reg ADDR reg;
                                                begin
reg RW_reg;
                                                    if(!IRQ)//中断请求
reg [7:0]Din reg;
                                                    begin
reg handle=0;//用于判别cpu是否写入br
                                                         if(handle==0)
//reg check=0;//判别查询模式是否查过
                                                         begin
//reg [7:0]data=8'b10100101;
reg [1:0]change flag=2'b00;//模式切换
                                       ADDR reg\leq =1;
时空过1slot
                                                             RW reg\leq =1;
always @(negedge reset or posedge clk)
                                       Din reg<=data;//写入data
                                                             handle<=1;
begin
    if(!reset)
                                                         end
    begin
                                                         else
        change flag<=2'b01;
                                                         begin
        if(modset)//如果中断开局
        begin
                                       ADDR reg<=0;
             ADDR reg<=0;//写sr
                                                             RW reg\leq =1;
             RW reg\leq =1;
             Din reg<=8'b10000001;
                                       Din reg<=8'b00000001;//SR0=1,SR7=0
             handle<=0;
        end
                                                             handle<=0;//sr
                                       处理完毕
        else
        begin//查询模式开局
                                                         end
             ADDR reg<=0;//写sr
                                                    end
                                                    /*
             RW reg\leq =1;
             Din reg<=8'b10000000;
                                                    else
             handle<=0;
                                       if(RW&&Dout==8'b00000001)//没准备
                                       好
        end
    end
                                                    begin
                                                         RW reg=0;
    else
//
     begin
                                                    end
                                                    */
//
     end
                                                    else if(IRQ)//查询
//end
                                                    begin
         //reset根据mod重置为默认
//always @(posedge clk)
                                       if(Dout==8'b10000000)
                                                         //查询sr7
    begin
        if(change flag==2'b01)
                                                         begin
        begin
                                                             if(handle==0)
        //空置时隙
                                                             begin
             change flag<=2'b00;
                                                                 RW reg
```

```
<= 1;
                                              output IRQ,
                                              input RW,
ADDR reg \leq 1;
                                              input [7:0]Din,
                                              output [7:0]Dout,
Din reg<=data;
                                              input ADDR,
                                              input RDY,
handle<=1;
                                              input reset,
                                             // input mod,//1中断0查询
                       end
                       else
                                              output TR,
                       begin//置sr7=0
                                              output [7:0]PD
                           RW_reg
                                              );
                                          reg IRQ_reg;
<=1;
                                          reg TR reg;
ADDR reg \leq = 0;
                                          reg[7:0] PD reg;
                                          reg[7:0] Dout reg;
Din reg<=8'b00000000;
                                          reg[2:0] state reg;
                                          reg[2:0] next state=3'b000;
handle<=0;
                                          reg[7:0] BR;
                                          reg[7:0] SR;
                       end
                  end
                  else
                                          parameter state1= 3'b000;
                  begin//保持读取态
                                          parameter state2= 3'b001;
查询
                                          parameter state3= 3'b010;
                       RW reg\leq =0;
                                          parameter state4= 3'b011;
                                          parameter state5= 3'b100;
                                          parameter state6= 3'b101;//重开模式
ADDR reg\leq =0;
                  end
                                          always@(negedge reset or posedge clk)
             end
             else
                                          begin
                                             // mod reg<=mod;//首先载入模式
             begin
                  //空过
                                              if(!reset)
                                              begin
             end
                                                   next state=state6;//先读取模
         end
                                          눛
    end
                                              end
end
                                             // mod reg<=0;//默认查询
assign ADDR = ADDR reg;
                                              else
assign RW = RW_reg;
                                              begin
assign Din = Din reg;
                                                   state reg=next state;
endmodule
                                              end
                                          end
                                          always@(posedge clk)
module POC(
                                          begin
    input clk,
```

```
//state_reg=next_state;
                                                          end
                                                          else
    case(state reg)
                                           if(RW==1\&\&ADDR==0)
         state1:
         begin
                                                         begin
              TR reg<=0;//复原TR脉
                                                              SR<=Din;
冲
                                                              Dout reg<=Din;
              if(SR==8'b10000001)
                                                              next_state <=state5;</pre>
              begin
                                                          end
                   IRQ reg\leq=0;
                                                     end
                   next state<=state2;</pre>
                                                     state3://查询
                                                     begin
              end
              else
if(SR==8'b10000000)
                                           if(RW==0&&ADDR==0)//读sr
              begin
                                                         begin
                   IRQ reg\leq =1;
                                                              Dout reg<=SR;
                   next state<=state3;</pre>
                                                              //next state=state3;
              end
                                                              //next state
              else
                                           <=state3;
if(SR==8'b00000000)
                                                          end
              begin
                                                          else
                                           if(RW==1&&ADDR==1)//写br
                   IRQ reg\leq =1;
                   next state<=state4;</pre>
                                                          begin
                                                              BR<=Din;
              end
              else
                                                              //next_state=state3;
if(SR==8'b00000001)
                                                              //next state
              begin
                                           <=state3;
                   IRQ reg\leq=0;
                                                          end
                   next state<=state5;</pre>
                                                          else
              end
                                           if(RW==1&&ADDR==0)//写sr
              else//reset模式尝试
                                                         begin
              begin
                                                              SR<=Din;
                   next state<=state6;
                                                              Dout reg<=Din;
              end
                                                              next state<=state4;
         end
                                                          end
         state2://中断
                                                     end
                                                     state4://查询后握手
         begin
                                                     begin
                                                          if(RDY)
if(RW==1\&\&ADDR==1)
              begin
                                                         begin
                   BR<=Din;
                                                              TR reg\leq =1;
                   //SR<=8'b00000001;
                                                              PD reg\leq=BR;
                 // next_state=state2;
                                                              SR<=8'b10000000;
                                                              next state<=state1;</pre>
```

```
end
                                          reg ready;
         end
                                          //RDY的赋值版本
         state5://中断后握手
         begin
                                          always @(posedge clk or negedge reset)
             if(RDY)
                                          begin
             begin
                                              if(!reset)
                                              begin
                  TR_reg \le 1;
                  PD reg<=BR;
                                                   print<=0;
                  SR<=8'b10000001;
                                                   ready \le 1;
                  next state<=state1;</pre>
                                              end
                                              else
              end
         end
                                              begin
                                                   if(TR)
         state6:
         begin
                                                   begin
             SR<=Din;
                                                       ready\leq =0;
                                                        data<=PD;
             next state<=state1;</pre>
                                                        waiting<=1;
         end
         default:
                                                       //如果TR已经触发,不
                                          再接收, 开始等待延时
              next state<=state6;
    endcase
                                                   end
                                                   else//TR没触发
end
                                                   begin
assign IRQ = IRQ reg;
                                                        if(waiting)//如果是等待
                                          中
assign TR = TR_reg;
assign PD = PD reg;
                                                       begin
assign Dout = Dout reg;
                                          counter <= counter +1;
endmodule
                                                            print<=data;</pre>
                                                            if(counter==3'b010)
                                                            begin
module Printer(
                                                                 print \le 0;
    input clk,
                                                                 ready=1;
    input TR,
                                                                 waiting<=0;
    input [7:0]PD,
                                                                 counter <= 0;
    input reset,
                                                            end
    output RDY,
                                                        end
    output [7:0]PRINT
                                                   end
    );
                                              end
reg [7:0]data;//data是转存
                                          end
reg [7:0]print;//print是等待后打印输出
reg [2:0]counter=3'b000;
                                          assign RDY = ready;
//计时器
                                          assign PRINT = print;
reg waiting=0;
                                          endmodule
//写入过程的waiting, 写入时为1
```