MIPS 指令子集

本表根据 MIPS32 指令集和教材 Computer Organization and Design-The Hardware/Software Interface(第 3 版)附录 A10,选择了常用整数指令构成了 MIPS 指令子集。指令子集包括 CP0、异常处理等指令，可以支持简单的操作系统的运行。指令二进制编码以附录 A10 为标准。

1. Instruction format

➢ Typical format of R type instruction

Field	opcode	rs	rt	rd	shamt	func
Length	6	5	5	5	5	6

➢ Typical format of I type instruction

Field	opcode	rs	rt	imme
Length	6	5	5	16

➢ Table 1 Typical format of J type instruction

Field	opcode	target
Length	6	26

2. Instruction Table：

No	类型	功能	汇编符	OPCODE/FUNCT	描述(Displ.=Displacement*)
1	访存/取	取字	lw	23H	GPR [rt] <= Mem[GPR[rs]+sign_ext(Displacement)]
2		取字节	lb	20H	GPR [rt] <= {24{Mem[GPR[rs]+sign_ext(Displ.)][7]}, Mem[GPR[rs]+sign_ext(Displ.)][7:0]}
3		取字节	lbu	24H	GPR [rt] <={24'b0, Mem[GPR[rs]+ sign_ext(Displ.)][7:0]}
4		取半字	lh	21H	R[rt] <= {16{Mem[GPR[rs]+sign_ext(Displ.)][15]}, Mem[GPR[rs]+sign_ext(Displ.)][15:0]}
5		取半字	lhu	25H	R[rt] <= {16'b0, Mem[GPR[rs] + sign_ext(Displ.)][15:0]}
6	访存/存	存字	sw	2BH	Mem[GPR[rs]+sign_ext(Displacement)] <= R[rt]
7		存字节	sb	28H	Mem[GPR[rs]+sign_ext(Displ.)][7:0] <= R[rt][7:0]
8		存半字	sh	29H	Mem[GPR[rs]+sign_ext(Displ.)][15:0] <= R[rt][15:0]
9	ALU-R	加	add	0/20H	GPR[rd] <= GPR[rs] + GPR[rt]
10		无符号加	addu	0/21H	GPR[rd] <= GPR[rs] + GPR[rt]
11		减	sub	0/22H	GPR[rd] <= GPR[rs] - GPR[rt]
12		无符号减	subu	0/23H	GPR[rd] <= GPR[rs] - GPR[rt]
13		小于置1	slt	0/2AH	GPR[rd] <= (GPR[rs] < GPR[rt]) ? 1:0
14		小于置1	sltu	0/2BH	GPR[rd] <= (GPR[rs] < GPR[rt]) ? 1:0
15		与	and	0/24H	GPR[rd] <= GPR[rs] & GPR[rt
16		或	or	0/25H	GPR[rd] <= GPR[rs]	GPR[rt]
17		异或	xor	0/26H	GPR[rd] <= GPR[rs] ^ GPR[rt]
18		或非	nor	0/27	GPR[rd] <= ~(GPR[rs] | GPR[rt])
19		逻辑左移	sll	0/0H	GPR[rd] <= GPR[rt] << sa, 符号不变
20		逻辑右移	srl	0/2H	GPR[rd]<= GPR[rt] >> sa，符号不变

21		算术右移	sra	0/3H	GPR[rd]<= GPR[rt] << sa
22	乘除-R*	乘	mult	0/18H	{HI, LO} <= GPR[rs] × GPR[rt]
23		无符号乘	multu	0/19H	{HI, LO} <= GPR[rs] × GPR[rt]
24		除	div	0/1A	{HI, LO} <= GPR[rs] / GPR[rt]
25		无符号除	divu	0/1BH	{HI, LO} <= GPR[rs] / GPR[rt]
26	ALU-I	加立即数	addi	8H	GPR[rt] <= GPR[rs] + SignExt(Imm)
27		无符加立	addiu	9H	GPR[rt] <= GPR[rs] + SignExt(Imm)
28		与立即数	andi	CH	GPR[rt] <= GPR[rs] & ZeroExt(Imm)
29		或立即数	ori	DH	GPR[rt] <= GPR[rs] | ZeroExt(Imm)
30		异或常数	xori	EH	GPR[rt] <= GPR[rs] ^ ZeroExt(Imm)
31		高位取常	lui	FH	GPR[rt] <= {imm, 16'b0}
32		小于置 1	slti	AH	GPR[rt] <= (GPR[rs] < SignExt(Imm)) ? 1 : 0
33		小于置 1 无符号	sltiu	BH	GPR[rt] <= (GPR[rs] < SignExt(Imm)) ? 1 : 0
34	分支	相等转移	beq	4H	if (GPR[rs] == GPR[rt]) PC <= PC + 4 + Branch offset
35		不等转移	bne	5H	if (GPR[rs] != GPR[rt]) PC <= PC + 4 + Branch offset
36		<=0 转移	blez	6H	if (GPR[rs] <= 0) PC <= PC + 4 + Branch offset
37		>0 转移	bgtz	7H	if (GPR[rs] > 0) PC <= PC + 4 + Branch offset
38		<0 转移	bltz	01/*	if (GPR[rs] <0) PC <= PC + 4 + Branch offset
39		>=0 转移	bgez	01/*	if (GPR[rs] >= 0) PC <= PC + 4 + Branch offset
40	转移	无条件	j	2H	PC <= JumpAddr
41		直接调用	jal	3H	PC <= JumpAddr; GPR[ra] <= PC + 4
42		间址调用	jalr	0/9H	PC <= GPR[rs]; GPR[rd] <= PC + 4
43		间址转移	jr	0/8H	PC <= GPR[rs]
44	传输*	读 HI	mfhi	0/10H	GPR[rd] <= HI
45		读 LO	mflo	0/12H	GPR[rd] <= LO
46		写 HI	mthi	0/11H	HI <= GPR[rs]
47		写 LO	mtlo	0/13H	LO <= GPR[rs
48	特权	异常返回	eret	10/18H	PC <= EPC；(IR25==1, CP0 的 Cause 和 Status 寄存器有变化)
49		读 CP0	mfco	10H/*	GPR[rt] <= CP0[rd]
50		写 CP0	mtco	10H/*	
51	陷阱	断点异常	break	0/DH	EPC <= PC+4; PC <= 异常处理地址; (CP0 的 Cause 和 Status 寄存器有变化)
52		系统调用	syscall	0/CH	EPC = PC+4; PC <= 异常处理地址; (CP0 的 Cause 和 Status 寄存器有变化)
53	伪指令	取地址	la rdest, address		将地址值(而不是地址中的内容)保存到寄存器 rdest, rdest 是通用寄存器。(Rdest←&Table, Table 是标号)
54		传输指令	move rdest,rsrc		Rdest 和 rsrc 是通用寄存器
55		取立即数	li rdest,imm		Rdest 是通用寄存器
		清寄存器			

注：*Displacement 和 Offset 均为 16 立即数 Immediate(Imm)，应根据需要按符号位扩展或逻辑扩展。用于数据存储器偏移量(相对指针)时用 Displacement(Displ)表示，用于指令偏移（相对转移）时用 Offset 表示，需要除 4 转换为字地址。

①BLTZ：IR31..26/IR20..16＝01/00H

②BGEZ：IR31..26/IR20..16＝01/01H
③MFC0：IR31..26/IR25..21＝10/00H
④MTC0：IR31..26/IR25..21＝10/04H

3. Instruction description(历史版本)

R-Type

add

Format: add rd, rs, rt

Description: GPR[rd] ← GPR[rs] + GPR[rt]

Exceptions:

Integer Overflow

addu

Format: addu rd, rs, rt

Description: GPR[rd] ← GPR[rs] + GPR[rt]

Exceptions:

None

sub

Format: sub rd, rs, rt

Description: GPR[rd] ← GPR[rs] - GPR[rt]

Exceptions:

Integer Overflow

subu

Format: subu rd, rs, rt

Description: GPR[rd] ← GPR[rs] - GPR[rt]

Exceptions:

None

and

Format: and rd, rs, rt

Description: GPR[rd] ← GPR[rs] AND GPR[rt]

or

Format: or rd, rs, rt

Description: GPR[rd] ← GPR[rs] OR GPR[rt]

xor

Format: xor rd, rs, rt

Description: GPR[rd] ← GPR[rs] XOR GPR[rt]

nor

Format: nor rd, rs, rt

Description: GPR[rd] ← GPR[rs] NOR GPR[rt]

sll

Format: sll rd, rt, sa

Description: GPR[rd] ← GPR[rt] << sa   (logical)

Shift word Left Logical

srl

Format: srl rd, rt, sa

Description: GPR[rd] ← GPR[rt] >> sa   (logical)

Shift word Right Logical

sra

Format: sra rd, rt, sa

Description: GPR[rd] ← GPR[rt] >> sa   (arithmetic)

Shift word Right Arithmetic

sllv

Format: sllv rd, rt, rs

Description: GPR[rd] ← GPR[rt] << GPR[rs]

Shift word Left Logical Variable

srlv

Format: srlv rd, rt, rs

Description: GPR[rd] ← GPR[rt] >> GPR[rs]   (logical)

Shift word Right Logical Variable

srav

Format: srav rd, rt, rs

Description: GPR[rd] ← GPR[rt] >> GPR[rs]   (arithmetic)

Shift word Right Arithmetic Variable

slt

Format: slt rd, rs, rt

Description: GPR[rd] ← (GPR[rs] < GPR[rt]) ? 1 : 0

Set on Less Than.

GPR rs and GPR rt are treated as signed integers.

sltu

Format: sltu rd, rs, rt

Description: GPR[rd] ← (GPR[rs] < GPR[rt]) ? 1 : 0

Set on Less Than Unsigned.

GPR rs and GPR rt are treated as unsigned integers.

jr

Format: jr rs

Description: PC ← GPR[rs]

Jump Register.

Jump to the effective target address stored in GPR rs.

jalr

Format: jalr rs (rd = 31 implied)

Description: GPR[rd] ← return_addr, PC ← GPR[rs]

Jump and Link Register.

syscall

Format: syscall

Description: To cause a system call exception

System Call.

A system call exception occurs, immediately and unconditionally transferring control to the exception handler.

➢ Type

addi

Format: addi rt, rs, imme

Description: GPR[rt] ← GPR[rs] + imme

The 16-bit immediate is signed.

Exceptions:

Integer Overflow

addiu

Format: addiu rt, rs, imme

Description: GPR[rt] ←GPR[rs] + imme

The 16-bit immediate is signed.

Exceptions:

None

ori

Format: ori rt, rs, imme

Description: GPR[rt] ← GPR[rs] OR imme

The 16-bit immediate is zero-extended.

andi

Format: andi rt, rs, imme

Description: GPR[rt] ← GPR[rs] AND imme

The 16-bit immediate is zero-extended.

xori

Format: xori rt, rs, imme

Description: GPR[rt] ← GPR[rs] XOR imme

The 16-bit immediate is zero-extended.

lui

Format: lui rt, imme

Description: GPR[rt] ← imme || 0^{16}

Load Upper Immediate.

The 16-bit immediate is shifted left 16 bits and concatenated with 16 bits of low-order zeros.

slti

Format: slti rt, rs, imme

Description: GPR[rt] ← (GPR[rs] < imme) ? 1 : 0

Set on Less Than Immediate.

The 16-bit immediate is signed.

sltiu

Format: sltiu rt, rs, imme

Description: GPR[rt] ← (GPR[rs] < imme) ? 1 : 0

Set on Less Than Immediate.Unsigned

The sign-extended 16-bit immediate is treated as an unsigned integer.

lw

Format: lw rt, imme(rs)

Description: GPR[rt] ← memory[GPR[rs] + imme]

Load Word.

The 16-bit imme is signed.

lb

Format: lb rt, imme(rs)

Description: GPR[rt] ← memory[GPR[rs] + imme]

Load Byte.

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, sign-extended, and placed in GPR rt. The 16-bit signed offset is added to the contents of GPR rs to form the effective address.

lbu

Format: lbu rt, imme(rs)

Description: GPR[rt] ← memory[GPR[rs] + imme]

Load Byte Unsigned.

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, zero-extended, and placed in GPR rt. The 16-bit signed offset is added to the contents of GPR rs to form the effective address.

lh

Format: lh rt, imme(rs)

Description: GPR[rt] ← memory[GPR[rs] + imme]

Load Halfword.

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, sign-extended, and placed in GPR rt. The 16-bit signed offset is added to the contents of GPR rs to form the effective address.

lhu

Format: lhu rt, imme(rs)

Description: GPR[rt] ← memory[GPR[rs] + imme]

Load Halfword.

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, zero-extended, and placed in GPR rt. The 16-bit signed offset is added to the contents of GPR rs to form the effective address.

sw

Format: sw rt, imme(rs)

Description: memory[GPR[rs] + imme] ← GPR[rt]

Store Word.

The least-significant 32-bit word of GPR rt is stored in memory at the location specified by the aligned effective address. The 16-bit signed offset is added to the contents of GPR rs to form the effective address.

sh

Format: sh rt, imme(rs)

Description: memory[GPR[rs] + imme] ← GPR[rt]

Store Halfword.

The least-significant 16-bit halfword of GPR rt is stored in memory at the location specified by the aligned effective address. The 16-bit signed offset is added to the contents of GPR rs to form the effective address.

sb

Format: sb rt, imme(rs)

Description: memory[GPR[rs] + imme] ← GPR[rt]

Store Byte.

The least-significant 8-bit byte of GPR rt is stored in memory at the location specified by the effective address. The 16-bit signed offset is added to the contents of GPR rs to form the effective address.

beq

Format: beq rs, rt, imme

Description: if GPR[rs] == GPR[rt] then branch

Branch on Equal.

bne

Format: bne rs, rt, imme

Description: if GPR[rs] != GPR[rt] then branch

Branch on Not Equal.

bgez

Format: bgez rs, imme

Description: if GPR[rs] >= 0 then branch

Branch on Great than or Equal to Zero.

bgezal

Format: bgezal rs, imme

Description: if GPR[rs] >= 0 then procedure_call

Branch on Great than or Equal to Zero And Link.

bgtz

Format: bgtz rs, imme

Description: if GPR[rs] > 0 then branch

Branch on Great Than Zero

blez

Format: blez rs, imme

Description: if GPR[rs] <= 0 then branch

Branch on Less than or Equal to Zero

bltz

Format: bltz rs, imme

Description: if GPR[rs] < 0 then branch

Branch on Less Than Zero

bltzal

Format: bltzal rs, imme

Description: if GPR[rs] < 0 then procedure_call

Branch on Less Than Zero And Link.

➢ J-Type

j

Format: j target

Description:

Jump.

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB-aligned region.

The low 28 bits of the target address is the 26-bit target field shifted left 2 bits. The remaining upper 4 bits are the corresponding bits of the address of the instruction in the delay slot (not the branch itself).

Jump to the effective target address. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

jal

Format: jal target

Description:

Jump And Link.

The same to j instruction except that the return address is placed in GPR 31.

➢ Coprocessor 0 instructions

mfc0

Format: mfc0 rt, rd, sel

Description: GPR[rt] ← CPR[0, rd, sel]

Move From Coprocessor 0.

mtc0

Format: mtc0 rt, rd, sel

Description: CPR[0, rd, sel] ← GPR[rt]

Move To Coprocessor 0.

Exception Scheme in QS-I CPU

QS-I CPU has implemented some registers used in the handling of exception defined in MIPS architecture, though with some slight changes. Users can use instructions MFC0 and MTC0 to read or write these registers. Such as,

  MFC0 $t0, Cause

  MTC0 $t1, Cause

Coprocessor 0 registers

Status (#12):

31 30 29 28 27   9 8   0

IE		Interrupt Mask	Reserved

Cause (#13):

31 30 29 28 27   9 8 7 6   2 1 0

BR		Interrupt Pending		EXC	

IE: Interrupt Enable. If this bit is clear, then all interrupts will be disabled.

Interrupt Mask: this part is 20 bits wide, respectively indicates whether the up to 20 external interrupts should be masked or not. This part will be "and" with the interrupt pending part of the Cause register, and the priority of the 20 external interrupts is handled by software.

BR: Branch. If the instruction executing in the pipeline is a branch, then the BR will be asserted when any exception happens.

Interrupt Pending: this field indicates the pending state of the up to 20 external interrupts. Note that whenever an interrupt is serviced by software, the pending bit of the interrupt pending filed should be cleared.

EXC: Exception Code. When any exception happens, the exception code will be written into the Cause(#13) system register. And software can use the information provided by Cause register to determine which ISR to invoke.

EPC(#14):

Exception PC

When any exception happens, the PC of the victim instruction will be written into the EPC register. And when leaving from the ISR, software needs to read from EPC and then goes back to the interrupted instruction.

Programming guide

What exactly should software do whenever an exception occurs? The steps should be taken are listed below:

1. Note that when an exception starts, PC will jump to 0x4000000, which is the exception entrance. And software takes over the handling task from this point. First, the context of the CPU should be saved. Usually software should save all the registers and the stack.

2. After properly saving the context, software needs to know what the cause is of the occurring exception. The EXC (exception code) part of the Cause register offers the information.

3. If the cause of the occurring exception is an external interrupt, then check the interrupt pending bits of Cause register, and probably there will be more than one external interrupt pending. If that is true, software takes hold the priority management of the pending external interrupts. Attention should be paid that after servicing an external interrupt, the pending bit of Cause register must be cleared. If the occurring exception is not an external interrupt, then it's internal. Like a clock tick timer interrupt, a system call, a range issue and so forth.

4. After finding out the cause of the occurring exception, the according ISR (Interrupt Service Routine) is called and the exception is handled.

5. Before leaving from an exception, software needs to know the original interrupted PC, which is offered by EPC register. And what is very important, the context needs to be restored properly before leaving.