Digital System Design with HDL (I) Lecture 5

Dr. Ming Xu

Dept of Electrical & Electronic Engineering

XITLU

In This Session

- Primitive Instantiations
- Continuous Assignments
- Procedural Statements
 - Procedural Assignment Statements

Primitive Instantiations

A circuit can be described using predefined modules.

gate_type [instance_name] (output_port, input_port {,
input_port });

gate_type # (delay) [instance_name] (output_port, input_port {, input_port });

- · gate_type: the type of gate
- Instance_name: optional.
- · delay: propagation delay in time units.

Primitive Instantiations

Example: Structural specification of a full-adder

```
module fulladd (Cin, x, y, s, Cout);
input Cin, x, y;
output s, Cout;
wire z1, z2, z3, z4;

and And1 (z1, x, y);
and And2 (z2, x, Cin);
and And3 (z3, y, Cin);
or Or1 (Cout, z1, z2, z3);
xor Xor1 (z4, x, y);
xor Xor2 (s, z4, Cin);
endmodule
```

```
module fulladd (Cin, x, y, s, Cout);
input Cin, x, y;
output s, Cout;

and (z1, x, y);
and (z2, x, Cin);
and (z3, y, Cin);
or (Cout, z1, z2, z3);
xor (z4, x, y);
xor (s, z4, Cin);
endmodule
```

Primitive Instantiations

Gate Types

Name	Description	Usage
and	$f=(a\cdot b\cdots)$	and (f, a, b, \ldots)
nand	$f = \overline{(a \cdot b \cdots)}$	nand (f, a, b,)
or	$f = (a + b + \cdots)$	or (f, a, b,)
nor	$f = \overline{(a+b+\cdots)}$	$\mathbf{nor}(f, a, b, \ldots)$
xor	$f=(a\oplus b\oplus\cdots)$	$\mathbf{xor}(f, a, b, \ldots)$
xnor	$f=(a\odot b\odot\cdots)$	$\mathbf{xnor}(f, a, b, \ldots)$
not	$f = \overline{a}$	$\mathbf{not}(f, a)$

Continuous Assignments

- · Continuous assignments model combinational logic.
- Each time a signal on the right-hand side changes, the net on the left-hand side is re-evaluated.

Explicit Continuous Assignment net_type [size] net_name; assign net_name = expression;

Implicit Continuous Assignment
net type [size] net_name = expression;

Primitive Instantiations

Gate Types


• **notif** and **bufif** gates are tri-state buffers.

Name	Description	Usage
buf	f = a	buf (f, a)
notif0	$f = (!e ? \overline{a} : `bz)$	notif0 (f, a, e)
notif1	$f = (e ? \overline{a} : `bz)$	notif1 (f, a, e)
bufif0	f = (!e ? a : `bz)	bufif0(f, a, e)
bufif1	f = (e ? a : `bz)	bufif1 (<i>f, a, e</i>)

О

Continuous Assignments

Example



8

Continuous Assignments

 Multiple assignments can be specified in one assign statement (separated by commas)

 Multiple assignments can be combined with a net (wire, tri) declaration.

• Countinuous assignments are **concurrent** statements; their ordering in the code does not matter.

9

always Block

always @(sensitivity_list)
[begin]
 [procedural assignment statements]
 [programming constructs]
[end]

- If the value of a signal in the sensitive list changes, all the statements are evaluated sequentially.
- The signals are separated by keyword or or comma in Verilog 2001.

Procedural Statements

- Procedural statements are evaluated in the order in which they appear.
- Procedural statements must be contained in always (or initial) blocks, or function or task blocks that are called only from inside always (or initial) blocks.
- **always** procedural blocks process statements *repeatedly*.
- initial procedural blocks process statements one time.

10


always Block

- Level-sensitive always block
 - always @ (signal1 or signal2)
 - Used for combinational circuits and latches
- Edge-sensitive always block
 - always @ (posedge clk)
 - Response to positive edge of clk signal
 - always @ (negedge clk)
 - Response to negative edge of clk signal
 - Used for sequential circuits and flip-flops

always Block

Example:

a combinational logic circuit




```
module example5 (x1, x2, x3, f);
input x1, x2, x3;
output f;
reg f;

always @(x1 or x2 or x3)
if (x2 == 1)
    f = x1;
else
    f = x3;
endmodule
```

always Block

Example: D-type flip-flop



```
module flipflop (D, Clock, Q);
input D, Clock;
output Q;
reg Q;
always @(posedge Clock)
Q = D;
endmodule
```

14

Procedural Assignment Statements


• =

Procedural Assignment Statements

- For blocking assignments, the values of variables in each statement are the new values set by any preceding statements in the always block.
- For non-blocking assignments, the values of variables are the values at the beginning of the always block.
- Although the statements inside each always block are evaluated in order, each entire always block is still like a concurrent statement.


Procedural Assignment Statements

Blocking and non-blocking assignments



Procedural Assignment Statements

Example: Blocking assignments



Procedural Assignment Statements

Example: No-blocking assignments

```
module example 7 4 (D, Clock, Q1, Q2);
   input D, Clock;
   output Q1, Q2;
   reg Q1, Q2;
   always @(posedge Clock)
   begin
                                                           Q_2
      O1 \le D:
      Q2 \le Q1;
                           Clock
   end
endmodule
```

19

Procedural Assignment Statements

Recommendations

- It is better to use **blocking** assignments when describing combinational circuits
- It is better to using **no-blocking** assignments to describe sequential circuits