



Xi'an Jiaotong-Liverpool University

西交利物浦大學

Integrated Electronics & Design

IC Fabrication Techniques

Material developed by Prof. C. Z. Zhao

Reading: Chapter 4.0, 4.2, 4.3.1

IC Fab. Tech. OUTLINE

- **Thin Film Formation** 薄膜形成
- **Photolithography and Etching**
- **Doping** 掺杂 光刻 刻蚀
- **IC Resistor**
- **Sheet Resistance**
- **Diode**
- **nMOSFET: Process Flow**
- **nMOSFET: Fab. and Layout**
- **nMOSFET: Layout Rules**

Thin film formation

- ● Thermal oxidation
- CVD
- PVD

Thermal oxidation

热氧化

- **Dry oxidation**

- $\text{Si} + \text{O}_2 \rightarrow \text{SiO}_2$ (900-1200° C)
- 700nm oxide: 10 hours (1200° C)
- Good oxide quality: gate oxide

栅氧

- **Wet oxidation**

- $\text{Si} + \text{H}_2\text{O} \rightarrow \text{SiO}_2 + 2\text{H}_2$ (900-1200° C)
- 700nm oxide: 0.65 hours (1200° C)
- Poor oxide quality: field oxide/diffusion barrier (diffusion mask)

场氧

扩散阻挡层


Thermal
oxidation

H_2O or O_2

Si

SiO_2

Si




Thermal oxidation

热氧化

Furnace

热氧化炉



- **Dry oxidation**

- $\text{Si} + \text{O}_2 \rightarrow \text{SiO}_2$ (900-1200° C)
- 700nm oxide: 10 hours (1200° C)
- Good oxide quality: gate oxide

栅氧

- **Wet oxidation**

- $\text{Si} + \text{H}_2\text{O} \rightarrow \text{SiO}_2 + 2\text{H}_2$ (900-1200° C)
- 700nm oxide: 0.65 hours (1200° C)
- Poor oxide quality: field oxide/diffusion barrier (diffusion mask)

场氧

扩散阻挡层

H_2O or O_2

Thermal
oxidation

SiO_2


Si

Si

Thermal SiO₂ Properties


- (1) SiO₂ is a good diffusion mask for common dopants

扩散阻挡层



刻蚀选择性

- (2) Very good etching selectivity between Si and SiO₂.



Thin film formation


- Thermal oxidation
- CVD
- PVD



Chemical Vapor Deposition (CVD)

化学气相沉积

- **Thin film formation** from **vapor phase reactants**. Deposited films range from metals to semiconductors to insulators.
- An **essential process step** in the manufacturing of **microelectronic devices**. High temperatures and low pressures are the most common process conditions, but are not necessary.
- All CVD involves using an **energy source** to break reactant gases into reactive species for deposition.



Si

Sub-Si (wafer)

Figure Chemical vapor deposition of silicon from silicon tetrachloride.




Figure 13-1 A simple prototype thermal CVD reactor.






Figure _____ Chemical vapor deposition of silicon from silicon tetrachloride.





Figure _____ A simple prototype thermal CVD reactor.

Examples of CVD

- Metals/Conductors – W, Al, Cu, doped poly-Si
- Insulators (dielectrics) – BPSG, Si_3N_4 , SiO_2
- Semiconductors – Si, Ge, InP, GaAsP



Thin film formation

- Thermal oxidation
- CVD
- ● PVD


Physical Vapor Deposition (PVD)

物理气相沉积

- **No chemical reaction involved**
 - **Evaporation** 蒸发
 - **Sputtering** 溅射
 - ...
- **Used to form metal films or metal oxide films, such as**
 - **Al**
 - **HfO₂**
 - ...

Physical Vapor Deposition - Evaporation

Al ring





Evaporation Al (蒸发铝)
($T_{\text{source}} \gg T_{\text{boiling}}$ of Al, 700°C)


Boiling point (沸点)

H_2O : 100°C


Al: 660°C



Physical Vapor Deposition - Sputtering



Physical Vapor Deposition - Sputtering



Photolithography & Etching

光刻

刻蚀


光刻版

- 1: Glass photomask (mask)
- 2: Apply photoresist (coating)
- 3: UV exposure
- 4: Development
- 5: Etching


光致抗蚀剂
or 光刻胶

紫外线曝光


显影



Circuit(电路符号)




Layout(版图)



The photolithographic process


Design => Mask => Wafer

- The process of using UV (Ultraviolet) light to transfer patterns from a glass mask onto a surface of the Si wafer.






The photolithographic process

- The process of using UV (Ultraviolet) light to transfer patterns from a glass mask onto a surface of the Si wafer.



1. Glass Photomask (mask)



- Used in step-and-repeat operation
- One mask for each lithography level in process

Photolithography & Etching

- 1: Glass photomask (mask)
- **2: Apply photoresist (coating)**
- 3: UV exposure
- 4: Development
- 5: Etching


光致抗蚀剂
or 光刻胶

2. Coating

PR
 SiO_2




- Spin coating process:
 - A controlled volume of **photoresist** is dispensed onto a wafer
 - The wafer is spun at high speed to produce a uniform photoresist film.




Dispense a controlled amount of photoresist



Allow the photoresist to spread across the wafer



Rapidly ramp up the coater spin speed throwing off excess photoresist



Spin at high speed to form a thin dry film of photoresist



Using the mask

- Preparing the surface:
 - Grow a thin layer of SiO_2
 - Apply on top of the SiO_2 layer a negative photoresist (PR1); thickness around $1\text{ }\mu\text{m}$

mask1

PR1

SiO_2




Spin photoresist

- Place a mask (M1) in close proximity of the wafer

Photolithography & Etching

- 1: Glass photomask (mask)
- 2: Apply photoresist (coating)
- 3: **UV exposure** 紫外线曝光
- 4: Development
- 5: Etching

3. UV exposure



- After placing M1 in close proximity of the wafer, an project UV light through the mask into PR1;
- Will induce changes in the polymer structure and these regions will be insoluble to an organic solvent.
- The regions where the mask was opaque will not be exposed.

Photolithography & Etching

- 1: Glass photomask (mask)
- 2: Apply photoresist (coating)
- 3: UV exposure
- 4: **Development** 显影
- 5: Etching





4. Development (negative resist)

The exposed regions will be insoluble to an organic solvent.

不溶解的

有机溶剂




The regions, which is not exposed, will **be** soluble to an organic solvent

溶解的


- process of development.

Process steps


3. UV exp




1. thin film




2. coating



4. develop



Etching ↓



Photolithography & Etching

- 1: Glass photomask (mask)
- 2: Apply photoresist (coating)
- 3: UV exposure
- 4: Development
- **5: Etching** 刻蚀


5. Etching

- **Wet Etching**

- $\text{SiO}_2 + 6\text{HF} \rightarrow \text{H}_2\text{SiF}_6 + 2\text{H}_2\text{O}$
(acid solution)

- **Dry Etching**

- REI (e.g. CF_4 plasma)






Photoresist

正光致抗蚀剂

Positive Resist: Part exposed to light will be dissolved in development solution. **Negative Resist:** ...will not be...

负光致抗蚀剂






Part exposed to light will be dissolved in development solution



Mask (clear field)

② UV Exposure




Exposed Photoresist

Protected Photoresist



③ Developing

**PHOTOMASKING
PROCESS**




① Photoresist Layering

Part exposed to light will **not** be dissolved in development solution

Negative Photoresist


② UV Exposure

Mask (dark field)



Exposed Photoresist

Protected Photoresist




③ Developing


PHOTOMASKING PROCESS

Example 1: negative photoresist

1. Wafer is oxidized.





2. Oxidized wafer is covered with photoresist.




3. Wafer is exposed to UV light through a photomask.

ultraviolet radiation




Exposed photoresist
becomes insoluble


4. Unexposed photoresist is dissolved in developer solution.



5. Oxide now unprotected by photoresist is etched away in hydrofluoric acid.




6. The rest of the photoresist is removed. Wafer is now ready for doping.



Example 2: positive photoresist

Deposited Film:

SiO_2 , Si_3N_4 , Al, Cu, Poly-Si.....



Doping

- Thermal Diffusion 热扩散
- Ion Implantation 离子注入



Intrinsic Semiconductor

PL


Silicon has four valence electrons

- It covalently bonds with 4 adjacent atoms in the crystal lattice
- Increasing Temperature Causes Creation of Free Carriers. 10^{10}cm^{-3} free carriers at 23°C (out of $2 \times 10^{23}\text{cm}^{-3}$): Intrinsic Conductivity.

the outmost orbit: 4 valence electrons





Silicon




Silicon

Intrinsic Semiconductor



PL



Shared electrons
of a covalent
bond.



Covalent Bond : shared electrons




The Doping

- The addition of a **small** percentage of foreign atoms in the regular crystal lattice of silicon or germanium produces dramatic changes in their electrical properties, producing n-type and p-type semiconductors.


Element periodic table

PL


1 IA	New Original	2 IIA	3 IIIB	4 IVB	5 VB	6 VIB	7 VIIB	8 VIII	9 VIII	10 VIII	11 IB	12 IIB	13 IIIA	14 IVA	15 VA	16 VIA	17 VIIA	18 VIIIA
1 H Hydrogen 1.00794		2 He Helium 4.002602											5 B Boron 10.811	6 C Carbon 12.011	7 N Nitrogen 14.00644	8 O Oxygen 15.9994	9 F Fluorine 18.9984032	10 Ne Neon 20.1797
3 Li Lithium 6.941		4 Be Beryllium 9.012182											13 Al Aluminum 26.981538	14 Si Silicon 28.0855	15 P Phosphorus 30.973761	16 S Sulfur 32.066	17 Cl Chlorine 35.453	18 Ar Argon 39.948
11 Na Sodium 22.989770		12 Mg Magnesium 24.3050											31 Ga Gallium 74.92160	32 Ge Germanium 72.640	33 As Arsenic 74.92160	34 Se Selenium 78.96	35 Br Bromine 79.904	36 Kr Krypton 83.798
19 K Potassium		20 Ca Calcium	21 Sc Scandium	22 Ti Titanium	23 V Vanadium	24 Cr Chromium	25 Mn Manganese	26 Fe Iron	27 Co Cobalt	28 Ni Nickel	29 Cu Copper	30 Zn Zinc						



Boron
3 Valence
Electrons



Silicon
4 Valence
Electrons



Antimony (5 Valence)

68 Er Erbium 167.259	69 Tm Thulium 168.93421	70 Yb Ytterbium 173.04	71 Lu Lutetium 174.967
100 Fm Fermium (257)	101 Md Mendelevium (258)	102 No Nobelium (259)	103 Lr Lawrencium (262)



Doping (N type)

Column V elements are donors, e.g. P, As, Sb

By substituting a Si atom with a special impurity atom (Column V element), a conduction electron is created.

PL


Donors: P, As, Sb



Phosphorus has 5 valence electrons **PL**

- 'Donates' one conduction electron to lattice
- Our substrate has 10^{15}cm^{-3} phosphorus (1 in 10^8)

Free





Doping (P type)

Column III elements are acceptors, e.g. B, Al, Ga

By substituting a Si atom with a special impurity atom (**Column III** element), a conduction hole is created.


PL

Acceptors: B, Al, Ga, In




Boron has 3 valence electrons **PL**

- 'Accepts' one electron from lattice
- Creates a 'hole'



Diffusion



- Diffusion is the movement of one material through another from a region of relatively higher concentration into a region of lower concentration. There are three steps to thermal diffusion:

- predeposition
- drive-in

热扩散


- Dopant Diffusion Sources

- Gas Source: AsH_3 , PH_3 , B_2H_6


Dopant Diffusion

(1) Predeposition

预沉积




Furnace




Dopant Diffusion

Furnace




(2) Drive-in

Turn off dopant gas
or seal surface with oxide





Note: Predeposition by diffusion can also be replaced by a shallow implantation step.

Thermal Diffusion Example




Yellow region






$$N_D = 10^{15}/\text{cm}^3, N_{Si} = 5 \times 10^{22}/\text{cm}^3$$




Green region


Thermal Diffusion Example









Brown region



SiO_2



SiO_2




Green region




p type Si

Ion Implantation

离子注入



As⁺ with kinetic energy




Implantation causes

- (1) the damaged region
- (2) **non**-substitutional location

Advantages of Ion Implantation

- Precise control of dose and depth profile
- Low-temp. process (can use photoresist as mask)
- Wide selection of masking materials
e.g. photoresist, oxide, poly-Si, metal
- Less sensitive to surface cleaning procedures
- Excellent lateral dose uniformity (< 1% variation across 12" wafer)


Application example: self-aligned MOSFET source/drain regions



Advantages of Ion Implantation

- Precise control of dose and depth profile
- Low-temp. process (can use photoresist as mask)
- Wide selection of masking materials
e.g. photoresist, oxide, poly-Si, metal
- Less sensitive to surface cleaning procedures
- Excellent lateral dose uniformity (< 1% variation across 12" wafer)

Application example: self-aligned MOSFET source/drain regions



Annealing (Drive-in)

Implantation causes

- (1) the damaged region and the disorder cluster
- (2) **non**-substitutional location

To activate the implanted ions and to restore material properties, the semiconductor must be annealed.

Next week:

Fab. Tech. examples