of EEE201

CMOS Digital Integrated Circuits

Department of Electrical & Electronic Engineering Xi'an Jiaotong-Liverpool University (XJTLU)

Thursday, 18th October 2018


☐ MOS Transistor

- structure from MOS capacitor
- operation modes & I-V characteristics
- physical understanding (slides 25-36)
- > physical layout & capacitance



(accumulation of majority carriers)

- We learn about the MOS capacitor with three operation regions, depending on the voltage applied to the gate (with the substrate grounded): accumulation, depletion, and inversion (weak & strong inversion).
 - > accumulation: <u>majority carriers</u> of the substrate accumulate near the surface (oxide-



layer of holes


semiconductor interface), with the carrier concentration even higher than the equilibrium concentration.

From: Donald A. Neamen, *Microelectronics: Circuit Analysis* & *Design*, 4th edition, © 2010 McGraw-Hill, USA.

西交利物浦大學

(depletion region & width)

- ▶ depletion: majority carriers of the substrate are depleted beneath the surface, resulting in a region without any mobile carriers but fixed dopant ions in space; it's called a depletion region or space-charge region.
- > This is similar to the <u>reverse-biased</u> **p-n** junction.



 $W_0 = \sqrt{\frac{2\varepsilon_{Si}(N_a + N_d)|V_{bias} - V_{bi}|}{eN_aN_d}}$

om: Donald A. Neamen, *Microelectronics:*Circuit Analysis & Design, 4th


edition, © 2010 McGraw-Hill, USA.



Xi'an Jiaotong-Liverpool University 西交利物浦大学

(strong inversion)

➤ inversion: a very thin charge layer of minority carriers is formed right beneath the surface of the semiconductor when an appropriate gate voltage is applied.



From: Donald A. Neamen, *Microelectronics: Circuit Analysis & Design*, 4th edition, © 2010 McGraw-Hill USA

When the minority carrier concentration of the inversion layer is the same as the majority carrier concentration in the substrate, it is called strong inversion.

(inversion & threshold voltage)

 \succ At *strong* inversion, the corresponding gate voltage is called the **threshold voltage** V_{τ} :

$$V_T = V_{FB} + 2\phi_F + \frac{\sqrt{2qN_a\varepsilon_{Si}(2\phi_F)}}{C_{ox}}$$


- ➤ When the minority carrier concentration in the inversion layer is smaller than the majority carrier concentration, it is called weak inversion.
- \succ In weak inversion, the gate voltage is slightly below the threshold voltage V_T .

(2-terminal device)

- If the substrate is not connected to ground but with a biased voltage V_B , V_T needs to be modified as follows: $V_T = V_{FB} + 2\phi_F + \frac{\sqrt{2qN_A\varepsilon_{Si}(2\phi_F V_B)}}{C_{cr}}$
- ☐ The MOS capacitor is a <u>two-terminal device</u> and it is not very useful by itself in digital ICs.
 - > two electrodes: gate (denoted by G) & substrate (or called bulk/body) (denoted by B)
 - > The MOS capacitor is however useful in analogue ICs in some circuits as well as CCD image sensors.
 - ➤ The *p-n* junction is also a 2-terminal device.

(for constructing 3-terminal device)

- ☐ The **MOS** capacitor structure can be used for constructing a <u>three-terminal device</u>.
- □ In a <u>3-terminal device</u>, the current flowing through the other two terminals can be *controlled* by the third terminal.



□ Such a 3-terminal device is commonly used as a switch, especially in digital circuits.


From: Anant Agarwal & Jeffrey Lang, Foundations of Analog and Digital Electronic Circuits, © 2005 Elsevier, UK.



Switch & Digital States

(binary states)

■ When the switch is turned on, it can be used to represent a digital state "1"; "0" when off.






3-Terminal Device

Out

(simple switches for building logic circuits)

- ☐ More importantly, the **switch** itself can be controlled by digital states "1" or "0".
- □ Complex **logic circuits** can then be built from such simple switches.




Semester 1, 2018/2019 by S.Lam@XJTLU

(physical structure)

□ A highly useful 3-terminal device can be constructed from the MOS capacitor with the basic


structure shown here: From: S.-M. Kang & Y. Leblebici, CMOS Digital Integrated Circuits: Analysis & Design, 3rd edition, © 2003 McGraw-Hill, USA.



It is called the MOS field-effect transistor (MOSFET) or simply MOS transistor.
Xi'an Jiaotong-Liverpool University 西交利が消入学

(diffusion regions)

- □ In addition to the **gate electrode** and **substrate** (*p*-type in this case) of the **MOS capacitor**, there are two highly doped regions (called diffusion regions) on two sides of the gate.
 - The two diffusion regions are called the **source** and the **drain** which are the <u>conducting</u> terminals of the **MOS**



(source & drain terminals)

The basic structure of the **MOS transistor** is completely symmetrical with respect to the **source** and **drain**

cross-section: Gate (G)

Source (S)

Prain (D)


Prype gate length L


Substrate or body (B)


- The different roles of the source and drain terminals are defined by the applied terminal voltages and the current flow, especially in digital integrated circuits.
- source & drain for the carriers ____

(nMOS & pMOS transistors)

The structure of the nMOS and pMOS transistors are very similar. The differences are in the diffusion regions and the substrate. From: Donald A. Neamen, Microelectronics: Circuit Analysis & Design,








pMOS: <u>p-type</u> diffusion regions; holes as carriers in the channel



(conduction between source & drain)

- When an appropriate voltage is applied to the gate, a conducting channel is formed between the source and drain.

 From: Donald A. Neamen, Microelectronics: Circuit Analysis & Design, 4th edition, © 2010 McGraw-Hill, USA.
 - > The *conducting* channel is simply the inversion layer in the MOS capacitor.




(Substrate bias)

The distance between the source and drain regions is called the channel length which is essentially the same as the gate length (defined by geometry).

(conduction controlled by electric field)

□ Depending on the applied gate voltage (as in the case of the MOS capacitor), the conduction between the source and drain regions can be controlled from strong to weak and even to cut-off.

From: S.-M. Kang & Y. Leblebici, CMOS Digital Integrated Circuits: Analysis & Design, 3rd edition, © 2003 McGraw-Hill, USA.



As the conduction is <u>controlled</u> by the <u>electric field</u> because of the voltage applied to the gate, which is insulated from the channel, it is named <u>field-effect</u> transistor.

Note that there is no electric current flowing through the gate, in contrast to the bipolar junction transistor (BJT) case.

西交利物浦大学

MOSFETs

(3-terminal device)


- ☐ There are several variants of the MOSFET such as the **enhancement-mode** MOSFET which can be regarded as the normally-off transistor.
 - Compared with the enhancement-mode MOSFET, the depletion-mode MOSFET can be regarded as the normally-on transistor.
- □ Looking at the basic structure of the MOSFET, it is a in fact a 4-terminal device. When used in CMOS circuits, two terminals (namely, the **source** and **body**) are typically connected together.
 - > 3-terminal device



MOSFETs

(circuit symbols)

□ The MOS field-effect transistors (MOSFETs) are represented using circuit symbols in circuit diagrams



- ➤ Note that the arrows in the MOSFETs' circuit symbols represent the current flow direction, as a sign of the *p-n* junction.


 From: S.-M. Kang & Y. Leblebici, CMOS Digital Integrated Circuits: Analysis & Design, 3rd edition, © 2003 McGraw-Hill, USA.
- Simplified symbols are used usually in digital circuits.



MOSFET - as MOS Capacitor

(source/drain tied together)

□ Regardless of the apparent complexity of the MOSFETs of various types or as a 4-terminal device, the transistor operation can be understood from the basic principles of the MOS capacitor.



When the source, drain and body are connected together, the 4-terminal MOSFET becomes the 2-terminal MOS capacitor.



MOSFET's Operation Regions

 $(I_{DS}$ dependent on $V_{GS} \& V_{DS})$

☐ With the formation of the *conducting* channel controlled by the applied gate voltage V_{GS} , the current flow I_{DS} between the source and drain depends on the voltage V_{DS} applied across the two

From: J. M. Rabaey et al., Digital Integrated Circuits: A Design Perspective, 2nd edition, © 2003 Pearson, USA.

regions. V_{GS} V_{DS} V(x)Х p-substrate

The current I_{DS} of the **MOSFET** in general is a function of V_{GS} and V_{DS} .




MOSFET's Operation Regions

(channel pinch-off & saturation region)

■ With the *conducting* channel formed between the source and drain, there are two major operation regions of the MOSFET: the saturation region and the triode region (which is also called the linear region).

From: J. M. Rabaey et al., Digital Integrated Circuits: A Design Perspective, 2nd edition, © 2003 Pearson, USA.




Note the different situations of the conducting channel in the saturation region and the triode region.



(linear region)

When $V_{GS} > V_T$ but with small V_{DS} , the current flow I_{DS} between the **source** and **drain** is roughly linearly dependent on the voltage V_{GS} & increases with V_{DS} .

$$I_{D,lin} = \mu_n C_{ox} \left(\frac{W}{L} \right) \left(V_{GS} - V_T \right) V_{DS} - \frac{V_{DS}^2}{2}$$
 when $V_T \le V_{GS} & V_{DS} \le V_{GS} - V_T$



In the linear region, the channel is almost uniform from the source to drain.



(saturation region)

 \square In the saturation region, pinch-off of the channel occurs at the drain end and the current no longer increases with the V_{DS} in general.

$$I_{D,sat} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_T)^2 \text{ when } V_T \le V_{GS} \le V_{DS} + V_T$$
Rabaey et al., Digital

Frated Circuits: A Design Voca


From: J. M. Rabaey et al., Digital Integrated Circuits: A Design Perspective, 2^{nd} edition, © 2003 Pearson, USA. $G \qquad V_{DS} > V_{GS} - V_{T}$ $N_{GS} = V_{T} + V_{GS} - V_{T} + V_{T}$

The channel pinch-off occurs because of the $v_{DS} > v_{GS} - v_{T}$ reversed-biased p-n junction at the drain, depleting carriers as V_{DS} keeps increasing.



EEE201 CMOS Digital Integrated Circuits Semester 1, 2018/2019 by S.Lam@XJTLU

(output characteristics $-I_{DS}$ vs. V_{GS})



 $I_{D,sat} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_T)^2$


➤ This model for the drain current is not accurate, especially in CMOS technology with a short channel.



From: J. M. Rabaey et al., *Digital Integrated Circuits: A Design Perspective*, 2nd edition, © 2003
Pearson, USA.

EEE201 CMOS Digital Integrated Circuits Semester 1, 2018/2019 by S.Lam@XJTLU

(p-type MOSFET)




From: J. M. Rabaey et al., *Digital Integrated Circuits: A Design Perspective*, 2nd edition, © 2003 Pearson, USA.

The derived equations for the nMOS transistor are applicable to the pMOS transistors but with the polarities of all voltages and currents reversed.




MOS Field-Effect Transistor

(basic transistor operation)



From: Donald A. Neamen, *Microelectronics: Circuit Analysis & Design*, 4th edition, © 2010




- With zero bias applied to the gate, there is no electrical conduction between the source and drain terminals.
 - This is equivalent to two diodes connected in series but of opposite direction to each other.

MOS Field-Effect Transistor

(basic transistor operation)

□ With the inversion layer as a *channel*, electric current can be generated between the **source** and **drain** terminals if a voltage is applied to the two terminals. From: Donald A. Neamen, *Microelectronics: Circuit Analysis & Design*, 4th edition,



□ Since a voltage must be applied to the gate to create the inversion layer, this type of transistors is called enhancement-mode MOSFETs.

□ It is called an *n*-channel MOSFET (or nMOSFET) if the carriers of the inversion layer xi'an Jiaotong-Liverpool University are electrons; (pMOSFET for holes.)

EEE201 CMOS Digital Integrated Circuits Semester 1, 2018/2019 by S.Lam@XJTLU

MOS Field-Effect Transistor

(channel & current)

- ☐ In an nMOSFET, electrons flow from the source to the drain if a drain-to-source voltage is applied to the two terminals.
 - > This means that the conventional current enters the drain and leaves the source in an **n**MOSFET.
- ☐ The magnitude of the current depends on the amount of charge in the **inversion layer**.

$$\boldsymbol{J}_{drift} = \boldsymbol{\sigma} \boldsymbol{E} = (e\boldsymbol{n}\mu_n + e\boldsymbol{p}\mu_p)\boldsymbol{E}$$

- ☐ Since the gate terminal is electrically separated from the **channel** by a thin oxide or insulator layer, there is no gate current in MOSFETs.
 - ➤ The **channel** is also separated from the substrate by the depletion region ⇒ no current through the substrate **essentially**.

EEE201 CMOS Digital Integrated Cfrcuits Semester 1, 2018/2019 by S.Lam@XJTLU

Threshold Voltage of MOSFETs

("turn-on" voltage)

Since current conduction between the source and drain depends on the channel formation, the threshold voltage, denoted by V_{TN} for nMOSFETs (V_{TP} for pMOSFETs), is defined:

the applied **gate voltage** needed to create the inversion layer in which the carrier density is equal to the concentration of the majority carrier in the

semiconductor substrate.

In simple terms, it is the gate voltage required to "turn on" the MOSFETs.

For enhancement-mode **n**MOSFETs, V_{TN} is a positive gate voltage;


V_{TP} is a negative gate voltage for pMOSFETs.
 EEE201 CMOS Digital Integrated Circuits Semester 1, 2018/2019 by S.Lam@XJTLU

西交利物浦大學


Threshold Voltage of MOSFETs

(drain current)

☐ In nMOSFETs, the source and the substrate are usually connected to the ground (i.e. 0 V).



From: Donald A. Neamen, *Microelectronics: Circuit Analysis & Design*, 4th edition, © 2010 McGraw-Hill, USA.




- ightharpoonup When the gate-to-source voltage \mathbf{v}_{GS} is smaller than V_{TN} , there is no inversion layer.
 - \Rightarrow no drain current *essentially* even with a drain-to-source voltage \mathbf{v}_{DS} .
- > When $\mathbf{v}_{GS} > V_{TN}$, an inversion layer is created and there is a drain current \mathbf{i}_D with an applied small \mathbf{v}_{DS} . Xi'an Jiaotong-Liverpool University 西交利的消入学

(drain current for small enough v_{DS})

- \square When $\mathbf{v}_{GS} < V_{TN}$, the drain current \mathbf{i}_D is <u>essentially</u> 0.
- When $v_{GS} > V_{TN}$, i_D increases with the applied v_{DS} up to a certain point. From: Donald A. Neamen, Microelectronics: Circuit Analysis

Semester 1, 2018/2019 by S.Lam@XJTLU



For a larger $\mathbf{v}_{GS2} > V_{TN}$, the inversion layer has a larger charge carrier density. Hence, \mathbf{i}_D is larger for a given value of \mathbf{v}_{DS} .


The increase in i_D almost linearly with v_{DS} is only valid for small v_{DS} .

This region of MOSFET operation is called the **triode region**.

Note the **voltage notation** of e.g. \mathbf{V}_{DS} with the dual subscript, which denotes the voltage between the drain (D) and source (S), with the 1st subscript (D) being the positive voltage and the 2nd subscript (S) being the negative voltage (i.e. $\mathbf{V}_D - \mathbf{V}_S$). EEE201 CMOS Digital Integrated Circuits



(triode region)




- When $\mathbf{v}_{GS} > V_{TN}$ and small enough \mathbf{v}_{DS} , \mathbf{i}_{D} increases with the applied \mathbf{v}_{DS} . (Fig. (a))
- As \mathbf{v}_{DS} increases further, the voltage drop across the oxide (i.e. \mathbf{v}_{GD}) near the drain decreases.
- As a result, the induced **inversion layer** near the drain has a lower charge carrier density (Fig. (b)). $J_{ndrift} = \sigma_n E = (e n \mu_n) E$
 - The incremental conductance of the channel near the drain then decreases (i.e. $\Delta i_D / \Delta v_{DS}$ decreases).

Xi'an Jiaotong-Liverpool University 西交利物浦大学

(pinch-off region)


 v_{GS1}



- As \mathbf{v}_{DS} increases to the point that the voltage drop across the oxide at the drain (i.e. $\mathbf{v}_{GD} = \mathbf{v}_{GS} \mathbf{v}_{DS}$) is equal to V_{TN} , the induced **inversion** carrier density is <u>zero</u> at the drain.
 - > The MOSFET is said to be at the **pinch**off condition when \mathbf{v}_{GS} \mathbf{v}_{DS} = V_{TN} .
 - The incremental conductance of the channel at the drain becomes zero (i.e. $\Delta i_D / \Delta v_{DS} = 0$ ideally).

$$\mathbf{v}_{DS(sat)} = \mathbf{v}_{GS} - V_{TN}$$

(saturation region)




- When v_{DS} increases beyond $v_{DS(sat)}$, the **pinch-off** point (at which the inversion charge is just zero) moves toward the source terminal.
 - \succ This is called the **saturation region** of the MOSFET when $\mathbf{v}_{DS} > \mathbf{v}_{DS(sat)}$.

v_{DS} From: Donald A. Neamen, *Microelectronics: Circuit Analysis & Design*, 4th edition, © 2010 McGraw-Hill, USA.

In the **saturation region** of an nMOSFET, electrons enter the channel at the **source** and travel through the **channel** toward the **drain**, and then at the point where the inversion carrier density goes to zero, are injected into the **E-field depletion region** and are **swept** to the **drain**.

(I-V curves)

- The dependence of the drain current i_D on the applied gate-to-source voltage \mathbf{v}_{GS} and the drain-to-source voltage \mathbf{v}_{DS} can be reflected in a family of i_D \mathbf{v}_{DS} curves.
 - ightharpoonup Note that ${m v}_{DS(sat)}$ is a function of the applied ${m v}_{GS}$.



 \Rightarrow the voltage $\mathbf{v}_{DS(sat)}$ is a single point on each of the \mathbf{i}_D - \mathbf{v}_{DS} curve.

The *I-V* curves shown on the left is of an **enhancement-mode n**MOSFET (based on V_{TN}).



(mathematical relationship)

- \Box The i_D \mathbf{v}_{DS} characteristics of the MOSFET can be derived from fundamental principles but the derivation is not required in this class. The mathematical relationships are simply given here.
 - > In the **triode region** (also called non-saturation region) where $\mathbf{v_{DS}} < \mathbf{v_{DS(sat)}}$, $i_D = K_n \left[2(v_{GS} - V_{TN})v_{DS} - v_{DS}^2 \right]$
 - \succ In the saturation region where $\mathbf{v}_{DS} > \mathbf{v}_{DS(sat)}$, $i_{Dsat} = K_n \left[(v_{GS} - V_{TN})^2 \right]$ i_{Dsat} can be obtained by setting $v_{DS} = (v_{GS} - v_{TN})$ in the 1st eqn.
 - \triangleright where K_n is referred as the conduction parameter for simplicity:

 $K_n = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) = k_n \frac{W}{L}$ $C_{ox} = \varepsilon_{ox} / t_{ox}$ being the MOS capacitance per unit area and

 $\varepsilon_{ox} = (3.9)(8.85 \times 10^{-12}) \text{ F/m for SiO}_2$


 \triangleright Note that K_n is a function of both electrical & geometrical parameters.



p-type MOSFET

(p-channel)

- ☐ The complementary transistor of the *n*-channel MOSFET is a *p*-channel MOSFET.
 - > The transistor structure and operation are similar.



> The differences are:

the substrate is *n*-type and the S/D regions are *p*-type for pMOSFET;


holes are the charge carrier in the **channel**;

the threshold voltage is negative (i.e. $V_{TP} < 0$).



I-V Characteristics of MOSFETs

(transfer characteristics $-I_{DS}$ vs. V_{GS})




- The device
 behaviour of the
 MOSFET (e.g. short-channel transistors)
 can be revealed
 more by the transfer
 characteristics.
 - \succ quadratic or linear dependence of I_{DS} on V_{GS}



I-V Characteristics of MOSFETs

(sub-threshold conduction)

☐ It can be more obvious in the semi-logarithmic scale.



- Note the exponential dependence of I_{DS} on V_{GS} below the threshold voltage V_{T} .
- □ It is sub-threshold conduction of the MOSFET.



Sub-threshold Conduction

(60 mV per decade)

- ☐ The inverse of the slope in the **exponential** dependent part of the curve in semi-log scale is called the **sub-threshold swing** *S*.
 - > S is ΔV_{GS} for $I_{DS2}/I_{DS1} = 10$.
 - > Typical values for S are from 60 to 100 mV/decade.
 - \gt It tells how well the MOSFET can be turned off (i.e. with almost no current I_{DS} in the off state).

$$I_D \approx I_0 e^{\frac{qV_{GS}}{nkT}}$$
 when $V_{GS} < V_T$, $n = 1 + \frac{C_D}{C_{ox}}$

$$S = n \left(\frac{kT}{q}\right) \ln(10)$$



MOSFET: weak & strong inversion


(leakage current implication)

- □ Strong Inversion $V_{GS} > V_T$:
 - \gt linear region (resistive) $V_{DS} < V_{DSAT}$
 - \succ saturated (constant current) $V_{DS} \ge V_{DSAT}$
- □ Weak Inversion (sub-threshold) $V_{GS} \le V_T$
 - \triangleright Exponential in V_{GS} with linear V_{DS} dependence
- ☐ The **weak inversion** has the implication of the off-state <u>leakage current</u> of the MOSFETs.
 - \gt 0.1 nA for each transistor \Rightarrow 1 A for a chip of 10 billion transistors! \Rightarrow high power dissipation even when the circuits are supposed to be turned off.

MOS Field-Effect Transistor

(actual structure)


- ☐ In integrated circuits (ICs), the actual MOSFET structure is somewhat more complex.
 - ➤ The gate material is heavily-doped polysilicon of high conductivity comparable to that of metal.
 - A thick oxide, called the **field oxide**, is deposited outside the device area to isolate from neighbouring MOSFETs.



- In commercial IC fabrication, the gate length L is typically smaller than 1 μ m (10⁻⁶ m). The gate oxide thickness is t_{ox} < 10 nm.
- See MOSIS (<u>www.mosis.com</u>)



MOS Field-Effect Transistor



Layout of MOSFET

(nMOS & pMOS)

□ Although the actual structure of the MOSFET varies for different fabrication processes, the physical layout of the nMOS and pMOS transistors remain almost the same.

gate n-well

nMOS
gate
n-type
diffusion

From: S.-M. Kang & Y. Leblebici, CMOS

Digital Integrated Circuits:


Analysis & Design, 3rd edition, ©

2003 McGraw-Hill, USA.

drain


drain

Note the difference in the layout area of the nMOS & pMOS transistors



(speed of digital circuits)


- □ In using the MOSFETs as switches to build logic circuits, we want high switching speed for faster logic circuits.
- ☐ The speed of CMOS digital circuits is limited also by the **capacitances** associated with the MOSFET.



> associated with the gate & junctions



(associated with the gate)



From: D.A. Hodges *et al.*, *Analysis and Design of Digital Integrated Circuits: In Deep Submicron Technology*, 3rd edition, © 2003 McGraw Hill, USA.

the dominant gate oxide capacitance

$$C_{\rm ox} = \varepsilon_{\rm ox}/t_{\rm ox}$$

EEE201 CMOS Digital Integrated Circuits


Semester 1, 2018/2019 by S.Lam@XJTLU

Capacitances associated with the gate electrode consist of the fringing capacitance C_f and the overlapping capacitance



Gate Capacitance of MOSFET

(estimation using the layout)



□ The capacitance associated with the gate oxide can be estimated with the physical layout of the MOSFET, with the transistor sizes (**W** &


L) fixed: $C_{gate} = \left(\frac{\varepsilon_{ox}}{t_{ox}}\right) WL$



Gate Capacitances of MOSFET

(dependent on operation regions)

☐ The actual gate capacitances of the MOSFET depends on the transistor operation regions.




From: J. M. Rabaey et al., Digital Integrated Circuits: A Design Perspective, 2nd edition, © 2003 Pearson, USA.

Operation Region	C_{gb}	C_{gs}	C_{gd}
Cutoff	$C_{ox}WL_{eff}$	0	0
Triode	0	$C_{ox}WL_{eff}/2$	$C_{ox}WL_{eff}/2$
Saturation	0	$(2/3)C_{ox}WL_{eff}$	0

 $\succ C_{GC}$: gate-to-channel capacitance



(associated with diffusion regions)



From: J. M. Rabaey *et al.*, *Digital Integrated Circuits: A Design Perspective*, 2nd edition, © 2003 Pearson, USA.

☐ The **source** and drain diffusion regions inherently contain *parasitic p-n* junctions which give rise to junction capacitances


with one component dependent on area & other perimeter.

$$\begin{split} C_{diff} &= C_{bottom} + C_{sw} = C_{j} \times AREA + C_{jsw} \times PERIMETER \\ &= C_{j}L_{S}W + C_{jsw}(2L_{S} + W) \end{split}$$



Diffusion Region Capacitances

(**p**-**n** junction capacitance)



- ☐ In the *parasitic p-n*junctions of the **source** and **drain diffusion regions**, the junction boundary is a curved surface.
- To estimate the diffusion region capacitance from the physical layout, the sidewall part is estimated by the perimeter.

 Xi'an Jiaotong-Liverpool University


西交利物浦大学

(model for better speed estimation)

- ☐ In CMOS digital ICs, it is desirable to keep the capacitances minimum in the IC layout design.
- Even when the capacitances may not be minimised, they need to be modelled properly.

 \boldsymbol{G}

From: J. M. Rabaey et al., Digital Integrated Circuits: A Design Perspective, 2nd edition, © 2003 Pearson, USA.



S

- With the capacitances included properly in the MOSFET model, the circuit speed of the digital ICs can
- be more accurately estimated even before chips are made.