Homework 1 on Electronic Devices in Silicon CMOS ICs

in the module

EEE201 CMOS Digital Integrated Circuits

1. In the MOS transistors of a digital integrated circuits (ICs), the drain diffusion region has an n-type doping of 10^{17} cm⁻³ on a silicon substrate with the p-type doping of 10^{15} cm⁻³.




Image from: Donald A. Neamen, Microelectronics: Circuit Analysis & Design, 4th edition, © 2010 McGraw-Hill, USA.

- (a). What is the approximate intrinsic carrier concentration in silicon at room temperature? Hence or otherwise, calculate the **built-in potential** V_{bi} of the p-n **junction** between the p-type substrate and the n-type drain region at room temperature.
- (b). Using the result in (a) or otherwise, calculate the **depletion width** of the **p-n junction** when both the drain and the substrate are not connected to any voltage.
- (c). Using *Matlab* or *Excel*, plot a graph of the **depletion width** when the substrate is connected to ground and the drain voltage V_{DS} varies from +3 V to 0 V.
- (d). If the drain diffusion regions has an area of 400 μ m \times 1 μ m, using the result in (b) or otherwise, calculate the **depletion capacitance** of the drain terminal in the open-circuit condition. Assume the sidewall contribution to the depletion capacitance to be negligible.
- (e). If the depth of the drain diffusion regions is $0.2 \mu m$, calculate the sidewall contribution to the **depletion capacitance** in the open-circuit condition.
- (f). Using *Matlab* or *Excel*, plot a graph of the **depletion capacitance** when the substrate is connected to ground and the drain voltage V_{DS} varies from +3 V to 0 V.

Assume an abrupt junction (i.e. abrupt metallurgical boundary in the p-n junction) in all the calculations. Please find out the physical constants (e.g. Boltzmann's constant k_B) from textbooks or reliable websites on the internet.

- **2.** The MOS transistors of the same digital integrated circuits (ICs) described in Q1 has a gate oxide thickness of 76 Å (i.e. 7.6 nm) and an effective channel length $L = 0.4 \mu m$.
 - (a). Calculate the normalised **gate oxide capacitance** C_{ox} of the MOS transistors. Assume the gate oxide is made of high quality silicon dioxide (SiO₂).
 - (b). Determine the gate-to-source capacitance C_{GS} of the MOS transistor operating in the saturation region.

- (c). Determine the gate-to-drain capacitance C_{GD} of the MOS transistor if it operates in the linear region. How does the value of C_{GD} compare with the **depletion capacitance** of the drain-to-substrate junction?
- (d). It is given the electron mobility for the MOS transistors is 370 cm²/Vs and the **threshold voltage** V_T of the **n**-channel MOS transistors is 0.5 V. Assuming the long-channel approximation, using *Matlab* or *Excel*, plot a graph of the output characteristics (i.e. I_{DS} vs. V_{DS}) of a MOS transistor with a channel width W = 400 μ m and L = 0.4 μ m for V_{GS} = 0.7 V, 1.0 V, 1.5 V, 2.0 V and 2.5 V while V_{DS} varies from 0 V to 3.0 V.
- (e). With the same parameters and the long-channel approximation, using *Matlab* or *Excel*, plot a graph of the transfer characteristics (i.e. I_{DS} vs. V_{GS}) of a MOS transistor of the same size W/L = 400 μ m/0.4 μ m for V_{DS} = 0.2 V, 1.0 V, 2.0 V while V_{GS} varies from 0 V to 3.0 V.
- (f). If aluminium oxide (Al_2O_3) with a dielectric constant of 9.8 is used to replace the silicon dioxide (SiO_2) as the gate dielectric, what would be the normalised **gate oxide capacitance** C_{ox} as compared with that obtained in Q2(a)? Describe qualitatively what would happen to the output characteristics and transfer characteristics of the MOS transistors.

Note: In all the calculations, please show your steps clearly. When you find the values of some material parameters (not provided in the questions), please cite the source(s) explicitly as a footnote or include a section of references at the end.