EEE304 – Digital Design with HDL (II) Lectures 3-4

Dr. Ming Xu

Dept of Electrical & Electronic Engineering

XJTLU

In This Session

Instructions: Language of the Computer

1

Instruction Set

- The repertoire of instructions of a computer
- Different computers have different instruction sets
 - But with many aspects in common
- Early computers had very simple instruction sets
 - Simplified implementation
- Many modern computers also have simple instruction sets

§ 2.1 Introduction

The MIPS Instruction Set

- Used as the example throughout the book
- Stanford MIPS commercialized by MIPS Technologies (www.mips.com)
- Large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
- Typical of many modern ISAs
 - See MIPS Reference Data tear-out card, and Appendixes B and E

-

3

Arithmetic Operations

- Add and subtract, three operands
 - Two sources and one destination add a, b, c # a gets b + c
- All arithmetic operations have this form
- Design Principle 1: Simplicity favours regularity
 - Regularity makes implementation simpler
 - Hardware for a variable number of operands is more complicated than hardware for a fixed number.

5

Arithmetic Example

C code:

$$f = (g + h) - (i + j);$$

• Compiled MIPS code:

Register Operands

- Arithmetic instructions use register operands
- MIPS has a 32 imes 32-bit register file
 - Use for frequently accessed data
 - Numbered 0 to 31
 - 32-bit data called a "word"
- Assembler names
 - \$t0, \$t1, ..., \$t9 for temporary values
 - \$s0, \$s1, ..., \$s7 for saved variables
- Design Principle 2: Smaller is faster
 - c.f. main memory: millions of locations

The Constant Zero

- MIPS register 0 (\$zero) is the constant 0
 - Cannot be overwritten
- Useful for common operations
 - E.g., move between registers add \$t2, \$s1, \$zero

Register Operand Example

• C code:

$$f = (g + h) - (i + j);$$

-f, ..., j in \$s0, ..., \$s4

• Compiled MIPS code:

add \$t0, \$s1, \$s2 add \$t1, \$s3, \$s4 sub \$s0, \$t0, \$t1

9

Representing Instructions

- Instructions are encoded in binary
 - Called machine code
- MIPS instructions
 - Encoded as 32-bit instruction words
 - Small number of formats encoding operation code (opcode), register numbers, ...
 - Regularity!
- Register numbers
 - \$t0 \$t7 are reg's 8 15
 - \$t8 \$t9 are reg's 24 25
 - \$s0 \$s7 are reg's 16 23

10

MIPS R-format Instructions

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- Instruction fields
 - op: operation code (opcode)
 - rs: first source register number
 - rt: second source register number
 - rd: destination register number
 - shamt: shift amount (00000 for now)
 - funct: function code (extends opcode)

R-format Example

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

add \$t0, \$s1, \$s2

special	\$s1	\$s2	\$t0	0	add
0	17	18	8	0	32
000000	10001	10010	01000	00000	100000

 $00000010001100100100000000100000_2 = 02324020_{16}$

11

Logical Operations

Instructions for bitwise manipulation

Operation	С	Java	MIPS
Operation)	Java	IVIIFS
Shift left	<<	<<	s11
Shift right	>	>>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOT	~	~	nor

 Useful for extracting and inserting groups of bits in a word Logical Opera

Shift Operations

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- rs: 0, rt: source register, rd: destination register
- shamt: how many positions to shift
- · Shift left logical
 - Shift left and fill with 0 bits
 - s11 by *i* bits multiplies by 2^{*i*}
- Shift right logical
 - Shift right and fill with 0 bits
 - -sr1 by *i* bits divides by 2^i (unsigned only)

. .

AND Operations

- Useful to reset bits in a word
 - Select some bits, clear others to 0

\$t2 | 0000 0000 0000 0000 0000 1101 1100 0000

\$t1 | 0000 0000 0000 0000 0011 1100 0000 0000

\$t0 | 0000 0000 0000 0000 0000 1100 0000 0000

OR Operations

- · Useful to set bits in a word
 - Set some bits to 1, leave others unchanged

or \$t0, \$t1, \$t2

\$t2 | 0000 0000 0000 0000 00<mark>00 11</mark>01 1100 0000

8t0 | 0000 0000 0000 0000 00<mark>11 11</mark>01 1100 0000

NOT Operations

- Useful to invert bits in a word
 - Change 0 to 1, and 1 to 0
- MIPS has NOR 3-operand instruction
 - -a NOR b == NOT (a OR b)

17

Memory Operands

- Main memory used for composite data
 - Arrays, structures, dynamic data
- · To apply arithmetic operations
 - Load values from memory into registers
 - Store result from register to memory
- · Memory is byte addressed
 - Each address identifies an 8-bit byte
- Words are aligned in memory
 - Address must be a multiple of 4
- MIPS is Big Endian
 - Most-significant byte at least address of a word
 - c.f. Little Endian: least-significant byte at least address

40

Memory Operand Example 1

• C code:

$$g = h + A[8];$$

- -g in \$s1, h in \$s2, base address of A in \$s3
- Compiled MIPS code:
 - Index 8 requires offset of 32
 - 4 bytes per word

Memory Operand Example 2

• C code:

$$A[12] = h + A[8];$$

- h in \$s2, base address of A in \$s3
- Compiled MIPS code:
 - Index 8 requires offset of 32

lw \$t0, 32(\$s3) # load word
add \$t0, \$s2, \$t0
sw \$t0, 48(\$s3) # store word

MIPS I-format Instructions

ор	rs	rt	offset address
6 bits	5 bits	5 bits	16 bits

- load/store instructions
 - rs: base address
 - rt: source register (store) or destination register (load)
 - offset address
 - memory address = base address + offset address
- Sign extension (offset address)
 - replicate the sign bit to the left, e.g. 8-bit to 16-bit
 - +2: 0000 0010 => 0000 0000 0000 0010
 - -2: 1111 1110 => 1111 1111 1111 1110

21

Registers vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- Compiler must use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important!

22

Immediate Operands

- Constant data specified in an instruction addi \$s3, \$s3, 4
- No subtract immediate instruction
 - Just use a negative constant addi \$s2, \$s1, -1
- Design Principle 3: Make the common case fast
 - Small constants are common
 - Immediate operand avoids a load instruction

MIPS I-format Instructions

ор	rs	rt	constant
6 bits	5 bits	5 bits	16 bits

- Immediate arithmetic instructions
 - rs: source register
 - rt: destination register
 - Constant: -215 to +215 1
- Design Principle 4: Good design demands good compromises
 - Different formats complicate decoding, but allow 32bit instructions uniformly
 - Keep formats as similar as possible