

Integrated Electronics & Design

IC Fabrication Techniques

Material developed by Prof. C. Z. Zhao

Reading: Chapter 4.0, 4.2, 4.3.1

IC Fab. Tech. OUTLINE

- Thin Film Formation 薄膜形成 Photolithography and Ecthing Doping 掺杂 光刻 刻蚀
- IC ResistorSheet Resistance
- **Diode**
- nMOSFET: Process Flow
 nMOSFET: Fab. and Layout
 nMOSFET: Layout Rules

Thin film formation

- Thermal oxidation
 - CVD
 - PVD

Thermal oxidation

热氧化

Dry oxidation

- \rightarrow Si + O₂ \rightarrow SiO₂ (900-1200° C)
- > 700nm oxide: 10 hours (1200° C)
- Good oxide quality: gate oxide

栅氧

Wet oxidation

- \rightarrow Si + H₂O \rightarrow SiO₂ + 2H₂ (900-1200° C)
- > 700nm oxide: 0. 65 hours (1200° C)
- Poor oxide quality: field oxide/diffusion barrier (diffusion mask)

场氧

扩散阻挡层

H₂O or O₂

Thermal oxidation

SiO₂

Si

Si

 510_2

p-Si

 $V_{\rm D} \quad (V_{\rm D} \ge 0)$


Furnace 热氧化

Thermal oxidation

热氧化



- \rightarrow Si + O₂ \rightarrow SiO₂ (900-1200° C)
- 700nm oxide: 10 hours (1200° C)
- Good oxide quality: gate oxide




quartz "boat"

栅氧


Wet oxidation

- \rightarrow Si + H₂O \rightarrow SiO₂ + 2H₂ (900-1200° C)
- > 700nm oxide: 0. 65 hours (1200° C)
- Poor oxide quality: field oxide/diffusion barrier (diffusion mask)



Thermal SiO₂ Properties

> (1) SiO₂ is a good diffusion mask for common dopants 扩散阻挡层




Diffusion barrier layer

(diffusion mask)

刻蚀选择性

(2) Very good etching selectivity between Si and SiO₂.



Thin film formation

Thermal oxidation



PVD

Chemical Vapor Deposition (CVD)

化学气相沉积

- Thin film formation from vapor phase reactants. Deposited films range from metals to semiconductors to insulators.
- An essential process step in the manufacturing of microelectronic devices. High temperatures and low pressures are the most common process conditions, but are not necessary.
- All CVD involves using an energy source to break reactant gases into reactive species for deposition.




Figure Chemical vapor deposition of silicon from silicon tetrachloride.




Figure 13-1 A simple prototype thermal CVD reactor.





Figure Chemical vapor deposition of silicon from silicon tetrachloride.



Figure

A simple prototype thermal CVD reactor.

Examples of CVD

- Metals/Conductors W, Al, Cu, doped <u>poly-Si</u>
- Insulators (dielectrics) BPSG,
 Si₃N₄, <u>SiO₂</u>
- Semiconductors <u>Si</u>, Ge, InP, GaAsP
- Silicide $SiCl_4 + 2H_2 \rightarrow Si + 4HCl$
- Barrier $SiH_4 + O_2 \rightarrow SiO_2 + 2H_2$

Thin film formation

- Thermal oxidation
- CVD
- → PVD

Physical Vapor Deposition (PVD)


物理气相沉积

- No chemical reaction involved
 - > Evaporation 蒸发
 - Sputtering




- **>**
- Used to form metal films or metal oxide films, such as
 - > Al
 - > HfO₂
 - **>** ...


Physical Vapor Deposition - Evaporation



Physical Vapor Deposition - Sputtering



Physical Vapor Deposition - Sputtering



Photolithography & Etching


光刻


刻蚀


光致抗蚀剂

or 光刻胶

- 1: Glass photomask (mask)
- 2: Apply photoresist (coating)
- 3: UV exposure 紫外线曝光
- 4: Development 显影
- 5: Etching








The photolithographic process


Design => Mask => Wafer

 The process of using UV (Ultraviolet) light to transfer patterns from a glass mask onto a surface of the Si wafer.





The photolithographic process

 The process of using UV (Ultraviolet) light to transfer patterns from a glass mask onto a surface of the Si wafer.



1. Glass Photomask (mask)







- Used in step-and-repeat operation
- One mask for each
 lithography level in process

Photolithography & Etching

- 1: Glass photomask (mask)
- 2: Apply photoresist (coating)

光致抗蚀剂 or 光刻胶


- 3: UV exposure
- 4: Development
- 5: Etching

2. Coating

PR SiO₂

Si

- Spin coating process:
 - A controlled volume of photoresist is dispensed onto a wafer
 - The wafer is spun at high speed to produce a uniform photoresist film.



Dispense a controlled amount of photoresist



Allow the photoresist to spread across the wafer



Rapidly ramp up the coater spin speed throwing off excess photoresist




Spin at high speed to form a thin dry film of photoresist

Using the mask

- Preparing the surface:
 - Grow a thin layer of SiO₂
 - Apply on top of the SiO₂ layer a negative photoresist (PR1);
 thickness around 1 μm

mask1 PR1

SiO₂






Spin photoresist

 Place a mask (M1) in close proximity of the wafer

Photolithography & Etching

- 1: Glass photomask (mask)
- 2: Apply photoresist (coating)
- 3: UV exposure 紫外线曝光
- 4: Development
- 5: Etching

3. UV exposure




- After placing M1 in close proximity of the wafer, an project UV light through the mask into PR1;
- Will induce changes in the polymer structure and these regions will be insoluble to an organic solvent.
- The regions where the mask was opaque will not be exposed.

Photolithography & Etching


- 1: Glass photomask (mask)
- 2: Apply photoresist (coating)
- 3: UV exposure
- 4: Development 显影
- 5: Etching



4. Development (negative resist)



Process steps 3.UV exp




Photolithography & Etching

- 1: Glass photomask (mask)
- 2: Apply photoresist (coating)
- 3: UV exposure
- 4: Development
- 5: Etching 刻蚀

5. Etching

- Wet Etching
 - SiO₂ + 6HF \rightarrow H₂SiF₆+2H₂O (acid solution)
- Dry Etching
 - REI (e.g. CF₄ plasma)



Si

SiQ₂

PR

Photoresist


正光致抗蚀剂

chromium

Positive Resist: Part exposed to light will be dissolved in development solution. **Negative Resist:** ...will not be...




Light





Mask Plate



Resist Covered Wafer









Example 1: negative photoresist






Oxidized wafer is covered with photoresist.




Wafer is exposed to UV light through a photomask.


ultraviolet radiation



4. Unexposed photoresist is dissolved in developer solution.




Oxide now unprotected by photoresist is etched away in hydrofluoric acid.



The rest of the photoresist is removed. Wafer is now ready for doping.

Example 2: positive photoresist



Doping

Thermal Diffusion

热扩散

Ion Implantation


离子注入

Intrinsic Semiconductor





Silicon has four valence electrons

- It covalently bonds with 4 adjacent atoms in the crystal lattice
- Increasing Temperature Causes Creation of Free Carriers. 10¹⁰cm⁻³ free carriers at 23°C (out of 2x10²³cm⁻³): Intrinsic Conductivity.




Intrinsic Semicon





Si <td




The Doping



The addition of a small percentage of foreign atoms in the regular crystal lattice of silicon or germanium produces dramatic changes in their electrical properties, producing n-type and p-type semiconductors.

Element periodic table





Doping (N type)


Column V elements are donors, e.g. P, As, Sb

By <u>substituting</u> a Si atom with a special impurity atom (Column V element), a conduction electron is created.

Donors: P, As, Sb

Phosphorus atom

Normal bond




unbound electron

Phosphorus has 5 valence electro PL



Free


Our substrate has 10¹⁵cm⁻³ phosphorus (1 in 10⁸)



Doping (P type)


Column III elements are acceptors, e.g. B, Al, Ga

By <u>substituting</u> a Si atom with a special impurity atom (Column III element), a conduction hole is created.



Boron has 3 valence electrons PL

- 'Accepts' one electron from lattice
- Creates a 'hole'



Diffusion




- Diffusion is the movement of one-material through another from a region of relatively higher concentration into a region of lower concentration. There are three steps to thermal diffusion:
 - predeposition
 - drive-in

热扩散


- Dopant Diffusion Sources
 - Gas Source: AsH₃, PH₃, B₂H₆

Heating elements

Dopant Diffusion




Furnace



46


Dopant Diffusion

Furnace




(2) Drive-in

Turn off dopant gas or seal surface with oxide





Note: Predeposition by diffusion can also be replaced by a shallow implantation step.


Thermal Diffusion Example



Thermal Diffusion Example










Ion Implantation

离子注入



As⁺ with kinetic energy





Implantation causes


- (1) the damaged region
- (2) non-substitutional location

Advantages of Ion Implantation

- Precise control of <u>dose</u> and <u>depth</u> profile
- Low-temp. process (can use photoresist as mask)
- Wide selection of masking materials

 e.g. photoresist, oxide, poly-Si, metal
- Less sensitive to surface cleaning procedures
- Excellent lateral dose uniformity (< 1% variation across 12" wafer)

Application example: self-aligned MOSFET source/drain regions




Advantages of Ion Implantation

- Precise control of <u>dose</u> and <u>depth</u> profile
- Low-temp. process (can use photoresist as mask)
- Wide selection of masking materials

 e.g. photoresist, oxide, poly-Si, metal
- Less sensitive to surface cleaning procedures
- Excellent lateral dose uniformity (< 1% variation across 12" wafer)

Application example: self-aligned MOSFET source/drain regions



Annealing (Drive-in)

Implantation causes

- (1) the damaged region and the disorder cluster
- (2) non-substitutional location

To activate the implanted ions and to restore material properties, the semiconductor must be annealed.

Next week:

Fab. Tech. examples