

EEE201



Xi'an Jiaotong-Liverpool University

西交利物浦大學

nMOS & CMOS Logic Families

(materials developed by Prof. C. Z. Zhao)

Special Thanks To:

Prof. V. D. Agrawal & Prof. J. J. Danaher, Auburn University

Prof. Mary Jane Irwin, Pennsylvania State University

Prof. Steve Hall, UoL






Xi'an Jiaotong-Liverpool University

西交利物浦大學

outline


- Devices and Gates and Logic Symbols
 - Logic symbols and functions
 - MOSFETs in series/parallel connection
- CMOS Logic Family
- nMOS Logic Family
- Circuit Extraction from Layouts

Logic Functions, Symbols, & Notation

<u>NAME</u>	<u>SYMBOL</u>	<u>NOTATION</u>	<u>TRUTH TABLE</u>															
“NOT”		$F = \overline{A}$	<table><tr><th>A</th><th>F</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	A	F	0	1	1	0									
A	F																	
0	1																	
1	0																	
“OR”		$F = A+B$	<table><tr><th>A</th><th>B</th><th>F</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	F	0	0	0	0	1	1	1	0	1	1	1	1
A	B	F																
0	0	0																
0	1	1																
1	0	1																
1	1	1																
“AND”		$F = A \bullet B$	<table><tr><th>A</th><th>B</th><th>F</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	F	0	0	0	0	1	0	1	0	0	1	1	1
A	B	F																
0	0	0																
0	1	0																
1	0	0																
1	1	1																

Logic Functions, Symbols, & Notation


“NOR”



$$F = \overline{A+B}$$

A	B	F
0	0	1
0	1	0
1	0	0
1	1	0


“NAND”



$$F = \overline{A \cdot B}$$

A	B	F
0	0	1
0	1	1
1	0	1
1	1	0

“XOR”
(exclusive OR)




$$F = A \oplus B$$

A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

Logic Functions, Symbols, & Notation

“NOR” + Inverter = “OR”



“AND” + Inverter = “NAND”




Logic Functions, Symbols, & Notation

AOI

AND-OR-inverter
such as


$$X = \overline{(a \bullet b) + (c \bullet d)}$$



OAI

OR-AND-inverter
such as

$$Y = \overline{(a + b) \bullet (e + f)}$$




Logic Functions, Symbols, & Notation

AOI

AND-OR-inverter, such as



$$G = \overline{(a \cdot b) + (c \cdot d) + e}$$



OAI




OR-AND-inverter, such as

$$F = \overline{a \cdot (b + c)}$$







A MOSFET layout & symbols

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.





MOSFETs




An n-channel as a resistor

- Without gate bias, MOSFET is off because two diodes are "back-to-back". One of them will be reversely biased. To switch on, the interfacial region is inverted by applying a gate bias.
- Above a certain gate-to-source voltage (**threshold voltage V_T**), a conducting layer of mobile electrons is formed at the Si surface beneath the oxide. These electrons can carry current between the source and drain.



Switch Model of NMOS Transistor




nMOS Transistor Equations

$$I_{D,lin} = \frac{\mu_n C_{ox}}{2} \frac{W}{L} (2(V_{GS} - V_{Tn})V_{DS} - V_{DS}^2) \quad (1)$$


for $V_{GS} \geq V_{Tn}$ and $V_{DS} < V_{DS,sat} (= V_{GS} - V_{Tn})$

$$I_{D,sat} = \frac{\mu_n C_{ox}}{2} \frac{W}{L} (V_{GS} - V_{Tn})^2 \quad (2)$$

for $V_{GS} \geq V_{Tn}$ and $V_{DS} \geq V_{DS,sat}$



Switch Model of PMOS Transistor



pMOS Transistor Equations

$$I_{D,lin} = \frac{\mu_p C_{ox}}{2} \frac{W}{L} (2(V_{GS} - V_{Tp})V_{DS} - V_{DS}^2) \quad (1)$$

for $V_{GS} \leq V_{Tp}$ and $V_{DS} > V_{DS,sat} (= V_{GS} - V_{Tp})$

or for $|V_{GS}| \geq |V_{Tp}|$ and $|V_{DS}| < |V_{DS,sat}| (= |V_{GS} - V_{Tp}|)$

$$I_{D,sat} = \frac{\mu_p C_{ox}}{2} \frac{W}{L} (V_{GS} - V_{Tp})^2 \quad (2)$$


for $V_{GS} \leq V_{Tp}$ and $V_{DS} \leq V_{DS,sat}$

or for $|V_{GS}| \geq |V_{Tp}|$ and $|V_{DS}| \geq |V_{DS,sat}|$


n → **p**

< → **>**







> → **<**




NMOS Transistors in Series/Parallel Connection




NMOS Transistors in Series/Parallel Connection




PMOS Transistors in Series/Parallel Connection






PMOS Transistors in Series/Parallel Connection





PMOS Transistors in Series/Parallel Connection





Complex connection






Complex connection





Complex connection





Complex connection



Complex connection



Complex connection






Xi'an Jiaotong-Liverpool University

西交利物浦大學

nMOS logic family

- Inverter
- NAND gate
- NOR gate
- General gate
 - Complicated gate

NMOS Logic Inverter




$V_{in} = V_{DD}$ causes NMOS transistor to be on (in triode). Low effective resistance of transistor causes voltage divider with V_{out} **near** 0V.

$V_{in} = 0V$ causes NMOS transistor to be off (cutoff). High effective resistance of transistor causes voltage divider with V_{out} near V_{DD} .


V_{in}	V_{out}
0 (0V)	1 (V_{DD})
1 (V_{DD})	0 (0V)

$$F = \overline{A}$$




DC power consumption is high !

NMOS Logic Inverters



NMOS Logic NAND Gate




$V_1 = V_2 = 10\text{V}$ causes both NMOS transistors to be on (in triode). Low effective resistance of transistors causes voltage divider with V_{out} **near** 0V.

$V_1 = 0\text{V}$ or $V_2 = 0\text{V}$ (or both) cause one or both NMOS transistors to be off (cutoff). High effective resistance of series transistors cause voltage divider with V_{out} near 10V.


V_1	V_2	V_{out}
0	0	1
0	1	1
1	0	1
1	1	0

- Output is low only if both inputs are high



NMOS Logic NOR Gate



- Output is low if either input is high





Truth Table



<u>A</u>	<u>B</u>	<u>F</u>
0	0	1
0	1	0
1	0	0
1	1	0

NMOS NOR gate: example






nMOS Transistors in Series Connection



nMOS Transistors in Parallel Connection

NMOS Logic (General)





Any combination of inputs $V_1 V_2 \dots V_n$ that should result in an output of 0 should produce a low-resistance path from V_{out} to ground in the pull-down network.

Any combination of inputs that does not pull the output V_{out} to ground through the network will result in the output pulled high through the pull-up resistor R_D .

NMOS logic draws current continuously when V_{out} is low.

DC power consumption is high !

NMOS Logic (General)




Revision of answers to IC design

- It consists of an n channel NOR gate feeding an inverter.
- The transistors A and B are the termed driver MOSFETs.

Truth Table

A	B	Vout
0	0	0
0	1	1
1	0	1
1	1	1



MOSIS Rules

Recall

Rule number Description

Active area rules

- R1 Minimum active area width
R2 Minimum active area spacing

Polysilicon rules

- R3 Minimum poly width
R4 Minimum poly spacing
R5 Minimum gate extension of poly over active
R6 Minimum poly-active edge spacing
(poly outside active area)
R7 Minimum poly-active edge spacing
(poly inside active area)

Metal rules

- R8 Minimum metal width
R9 Minimum metal spacing

Contact rules

- R10 Poly contact size
R11 Minimum poly contact spacing
R12 Minimum poly contact to poly edge spacing
R13 Minimum poly contact to metal edge spacing
R14 Minimum poly contact to active edge spacing

R15 Active contact size
R16 Minimum active contact spacing
(on the same active region)
R17 Minimum active contact to active edge spacing
R18 Minimum active contact to metal edge spacing
R19 Minimum active contact to poly edge spacing
R20 Minimum active contact spacing
(on different active regions)

λ -Rule

3λ
 3λ



2λ
 2λ
 2λ
 1λ
 3λ

3λ
 3λ



2λ
 2λ
 1λ
 1λ
 3λ

2λ
 2λ
 1λ
 1λ
 3λ
 6λ

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.



NMOS Inverter: example




Truth Table

A	Vout
0	1
1	0


NMOS Inverter: example

Mask 1




NMOS Inverter: example

Mask2




NMOS Inverter: example

Mask3




NMOS Inverter: example

Mask4





NMOS Inverter: example

Mask4





NMOS Inverter: example



NMOS NOR gate: example

Truth Table

A	B	V _{out}
0	0	0
0	1	1
1	0	1
1	1	1






Complicated gate: example

- It consists of an n channel NOR gate feeding an inverter.
- The transistors A and B are the termed driver MOSFETs.

Truth Table


A	V _{out}
0	1
1	0






NMOS Logic (Inverter): example1



Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.





NMOS IC: example



NMOS IC: example



NMOS IC: example



NMOS IC: example

