

outline


- Voltage transfer characteristic (VTC)
- nMOS inverters
 - Resistive load inverter
 - Saturated enhancement load inverter
 - Depletion load inverter
- **CMOS inverter**
 - CMOS VTC
 - Comparison of CMOS and MOS inverters
- **Combinational CMOS logic gates (static)**

(material developed by Prof. Cezhou Zhao
with slides from other sources)



CMOS inverter

- Device parameters: V_{GSn} , V_{DSn} , I_{Dn} , V_{GSp} , V_{DSp} , and I_{Dp}
- Circuit parameters: V_{in} , V_{out} , and V_{DD}

$$\begin{aligned}
 I_{Dp} &= -I_{Dn} \\
 V_{GSn} &= V_{IN} \\
 V_{GSp} &= V_{IN} - V_{DD} \\
 V_{DSn} &= V_{OUT} \\
 V_{DSp} &= V_{OUT} - V_{DD}
 \end{aligned}$$



CMOS INVERTER - STATIC CHARACTERISTICS



$$\begin{aligned}
 |I_{Dp}| &= |I_{Dn}| \\
 V_{GSn} &= V_{in} \\
 V_{GSp} &= V_{in} - V_{DD} \\
 V_{DSn} &= V_{out} \\
 V_{DSp} &= V_{out} - V_{DD}
 \end{aligned}$$

CUTOFF

LINEAR


SATURATED

p-device

$$V_{GSp} > V_{T0p}$$

$$V_{GSp} < V_{T0p}$$

$$V_{GSp} < V_{T0p}$$




$$V_{DSp} < V_{GSp} - V_{T0p}$$

n-device

$$V_{GSn} < V_{T0n}$$


$$V_{GSn} > V_{T0n}$$

$$V_{GSn} > V_{T0n}$$



$$V_{DSn} > V_{GSn} - V_{T0n}$$

CMOS INVERTER - STATIC CHARACTERISTICS



$$V_{out} = V_{in} - V_{T0n}$$

$$V_{out} = V_{in} - V_{T0p}$$

$$\begin{aligned} |I_{Dp}| &= |I_{Dn}| \\ V_{GSn} &= V_{in} \\ V_{GSp} &= V_{in} - V_{DD} \\ V_{DSn} &= V_{out} \\ V_{DSp} &= V_{out} - V_{DD} \end{aligned}$$

CUTOFF

LINEAR

SATURATED

p-device

$$V_{GSp} > V_{T0p}$$

$$V_{in} > V_{T0p} + V_{DD}$$

$$V_{GSp} < V_{T0p}$$

$$V_{in} < V_{T0p} + V_{DD}$$

$$V_{DSp} > V_{GSp} - V_{T0p}$$

$$V_{out} > V_{in} - V_{T0p}$$

$$V_{GSp} < V_{T0p}$$

$$V_{in} < V_{T0p} + V_{DD}$$

$$V_{DSp} < V_{GSp} - V_{T0p}$$

$$V_{out} < V_{in} - V_{T0p}$$

n-device

$$V_{GSn} < V_{T0n}$$

$$V_{in} < V_{T0n}$$

$$V_{GSn} > V_{T0n}$$

$$V_{in} > V_{T0n}$$

$$V_{DSn} < V_{GSn} - V_{T0n}$$



$$V_{out} < V_{in} - V_{T0n}$$

$$V_{GSn} > V_{T0n}$$


$$V_{in} > V_{T0n}$$

$$V_{DSn} > V_{GSn} - V_{T0n}$$


$$V_{out} > V_{in} - V_{T0n}$$



		LINEAR	SATURATED
p-device	$V_{GSp} > V_{T0p}$	$V_{GSp} < V_{T0p}$	$V_{GSp} < V_{T0p}$
	$V_{in} > V_{T0p} + V_{DD}$	$V_{in} < V_{T0p} + V_{DD}$	$V_{in} < V_{T0p} + V_{DD}$
n-device	$V_{GSn} < V_{T0n}$	$V_{GSn} > V_{T0n}$	$V_{GSn} > V_{T0n}$
	$V_{in} < V_{T0n}$	$V_{in} > V_{T0n}$	$V_{in} > V_{T0n}$
		$V_{DSp} > V_{GSp} - V_{T0p}$	$V_{DSp} < V_{GSp} - V_{T0p}$
		$V_{out} > V_{in} - V_{T0p}$	$V_{out} < V_{in} - V_{T0p}$
		$V_{DSn} < V_{GSn} - V_{T0n}$	$V_{DSn} > V_{GSn} - V_{T0n}$
		$V_{out} < V_{in} - V_{T0n}$	$V_{out} > V_{in} - V_{T0n}$




$$\begin{aligned}
 |I_{Dp}| &= |I_{Dn}| \\
 V_{GSn} &= V_{in} \\
 V_{GSp} &= V_{in} - V_{DD} \\
 V_{DSn} &= V_{out} \\
 V_{DSp} &= V_{out} - V_{DD}
 \end{aligned}$$

 V_{OH}
 V_{IL}



CALCULATE V_{OH}

$$V_{Out} = V_{OH} = V_{DD}$$




$$I_{DP} = I_{Dn} = 0$$

$$I_{DP} = \frac{k'_p}{2} \left(\frac{W}{L} \right)_p [2(V_{GS_p} - V_{T0_p})V_{DS_p} - V_{DS_p}^2]$$



CALCULATE V_{OL}

$$V_{Out} = V_{OL} = 0$$




$$I_{DP} = I_{Dn} = 0$$

$$I_{Dn} = \frac{k'_n}{2} \left(\frac{W}{L} \right)_n [2(V_{GS_n} - V_{T0_n})V_{DS_n} - V_{DS_n}^2]$$



$$k'_p = C_{ox} \mu_p$$

$$k'_n = C_{ox} \mu_n$$

CALCULATE V_{IL}




(B)




$$I_{Dp} = I_{Dn}$$

$$\frac{k'_n}{2} \left(\frac{W}{L} \right)_n (V_{GSn} - V_{T0n})^2 = \frac{k'_p}{2} \left(\frac{W}{L} \right)_p \left[2(V_{GSp} - V_{T0p}) V_{DSp} - V_{DSp}^2 \right]$$






$$\frac{k'_n}{2} \left(\frac{W}{L} \right)_n (V_{in} - V_{T0n})^2$$

$$= \frac{k'_p}{2} \left(\frac{W}{L} \right)_p \left[2(V_{in} - V_{DD} - V_{T0p})(V_{out} - V_{DD}) - (V_{out} - V_{DD})^2 \right]$$



CALCULATE V_{IH}



$$I_{Dp} = I_{Dn}$$

$$\frac{k'_n}{2} \left(\frac{W}{L} \right)_n [2(V_{GSn} - V_{T0n})V_{DSn} - V_{DSn}^2] = \frac{k'_p}{2} \left(\frac{W}{L} \right)_p (V_{GSp} - V_{T0p})^2$$

$$V_{GSn} = V_{in}, V_{DSn} = V_{out}, V_{GSp} = V_{in} - V_{DD}$$

$$\frac{k'_n}{2} \left(\frac{W}{L} \right)_n [2(V_{in} - V_{T0n})V_{out} - V_{out}^2] = \frac{k'_p}{2} \left(\frac{W}{L} \right)_p (V_{in} - V_{DD} - V_{T0p})^2$$

$$\frac{k'_n}{2} \left(\frac{W}{L} \right)_n [2(V_{in} - V_{T0n})V_{out} - V_{out}^2] = \frac{k'_p}{2} \left(\frac{W}{L} \right)_p (V_{in} - V_{DD} - V_{T0p})^2 \quad (5.64)$$

DIFFERENTIATING wrt V_{in}

$$k'_n \left(\frac{W}{L} \right)_n \left[\cancel{(V_{in} - V_{T0n})}^{V_{IH}} \frac{dV_{out}}{dV_{in}} + V_{out} - V_{out} \frac{dV_{out}}{dV_{in}} \right] = k'_p \left(\frac{W}{L} \right)_p \left(\cancel{V_{in} - V_{DD} - V_{T0p}}^{V_{IH}} \right) \quad (-1)$$


$$k'_n \left(\frac{W}{L} \right)_n [-V_{IH} + V_{T0n} + 2V_{out}] = k'_p \left(\frac{W}{L} \right)_p (V_{IH} - V_{DD} - V_{T0p})$$

SOLVING FOR V_{IH}

$$V_{IH} = \frac{V_{DD} + V_{T0p} + k_R(2V_{out} + V_{T0n})}{1 + k_R} \quad (5.67)$$



where

$$k_R = \frac{k'_n(W/L)_n}{k'_p(W/L)_p}$$




SOLVE Eqs. (5.64) and (5.67) for V_{out} and V_{IH}

CALCULATE V_{th}



$$I_{Dp} = I_{Dn}$$


$$\frac{k'_n}{2} \left(\frac{W}{L} \right)_n (V_{GSn} - V_{T0n})^2 = \frac{k'_p}{2} \left(\frac{W}{L} \right)_p (V_{GSp} - V_{T0p})^2$$



$$\frac{k'_n}{2} \left(\frac{W}{L} \right)_n (V_{in} - V_{T0n})^2 = \frac{k'_p}{2} \left(\frac{W}{L} \right)_p (V_{in} - V_{DD} - V_{T0p})^2$$

SOLVING for $V_{th} = V_{in}$

$$V_{in} = V_{th} = \frac{V_{T0n} + \sqrt{\frac{1}{k_R} (V_{DD} + V_{T0p})}}{\left(1 + \sqrt{\frac{1}{k_R}} \right)}$$



NOTE THAT

$$V_{th} = V_{in} = V_{out}$$

$$k_R = \frac{k'_n (W/L)_n}{k'_p (W/L)_p} = \frac{k_n}{k_p}$$



DESIGN OF CMOS INVERTERS

$$V_{th} = \frac{V_{T0n} + \sqrt{\frac{1}{k_R}} (V_{DD} + V_{T0p})}{\left(1 + \sqrt{\frac{1}{k_R}}\right)}$$

SOLVING FOR k_R


$$k_R = \left(\frac{V_{DD} + V_{T0p} - V_{th}}{V_{th} - V_{T0n}} \right)^2$$

FOR IDEAL INVERTER $V_{th} = \frac{1}{2} V_{DD}$

$$(k_R)_{ideal} = \left(\frac{0.5 V_{DD} + V_{T0p}}{0.5 V_{DD} - V_{T0n}} \right)^2$$

Recall

Threshold Voltage



- For p-type Si:

$$V_{T0n} = V_{FB} + 2\phi_F + \frac{\sqrt{2qN_A\epsilon_{Si}(2\phi_F)}}{C_{ox}}$$

- For n-type Si:

$$V_{T0p} = V_{FB} + 2\phi_F - \frac{\sqrt{2qN_D\epsilon_{Si}|2\phi_F|}}{C_{ox}}$$



$$k_R = \frac{k'_n (W/L)_n}{k'_p (W/L)_p} = \frac{k_n}{k_p} = \frac{C_{ox} \mu_n (W/L)_n}{C_{ox} \mu_p (W/L)_p} = \frac{\mu_n (W/L)_n}{\mu_p (W/L)_p}$$

FOR SYMMETRIC INVERTER $V_{T0} = V_{T0n} = -V_{T0p}$ $(k_R)_{\text{symmetric inverter}} = 1$


$$k_n / k_p = 1$$

$$\frac{(W/L)_n}{(W/L)_p} = \frac{\mu_p}{\mu_n}$$



POWER SUPPLY CURRENT VS V_{IN}



$I_D = 0, V_{in} < V_{T0n}$
 $I_D = 0, V_{in} > V_{DD} + V_{T0p}$
 $I_D = MAX, V_{in} = V_{th}$



POWER DISSIPATION CONSIDERATIONS



$$P_{DC} = \frac{V_{DD}}{2} [I_{DC}(V_{in} = "0") + I_{DC}(V_{in} = "1")] = \frac{P(V_{in} = 0) + P(V_{in} = 1)}{2}$$

WHEN $V_{in} = V_{OL}$: $I_D = 0 \Rightarrow P(V_{in} = 0) = 0$

WHEN $V_{in} = V_{OH}$: $I_D = 0 \Rightarrow P(V_{in} = 1) = 0$


$$P_{DC} = 0$$

$P_{DC} \approx "0"$ because of subthreshold leakage


DIE AREA CONSIDERATIONS

COLOR LEGEND

	n-Well
	n ⁺
	Polysilicon
	p ⁺
	Metal 1
	Contact/via




Smaller Area Layout



outline

- Voltage transfer characteristic (VTC)
- nMOS inverters
 - Resistive load inverter
 - Saturated enhancement load inverter
 - Depletion load inverter
- CMOS inverter
 - CMOS VTC
 - Comparison of CMOS and MOS inverters
- **Combinational CMOS logic gates (static)**
- Ratioed Logic






V_{out} is Boolean
function of inputs ,
 $V_1, V_2, V_3, \dots, V_N$.



"1" $\Rightarrow V_{DD}$

"0" $\Rightarrow 0$


MOS Transistors in Series/Parallel Connection



If $V_A = V_B$



MOS Transistors in Series/Parallel Connection



W/L


W/L

$$k_{n,d} = C_{ox} \mu_n (W/L)$$

$$k_{n,eq} = 2k_{n,d}$$

If $V_A = V_B$


Equivalent Circuit



$2W/L$

$$k_{n,eq} = C_{ox} \mu_n (2W/L)$$

MOS Transistors in Series/Parallel Connection




$$k_{n,eq} = 4k_{n,d}$$

$$\text{If } V_A = V_B = V_C = V_D$$

$$k_{n,d} = C_{ox}\mu_n(W/L)$$

Equivalent Circuit






$$4W/L$$

$$k_{n,eq} = C_{ox}\mu_n(4W/L)$$

$$k_{n,d} = C_{ox} \mu_n (W/L)$$

$$k_{n,eq} = C_{ox} \mu_n (mW/L)$$




$$k_{n,eq} = m k_{n,d}$$

$$\left(\frac{W}{L}\right)_{eq} = \sum_{m(ON)} \left(\frac{W}{L}\right)_m = \frac{mW}{L}, \text{ if (1) the gates of } m \text{ transistors have the same potential.}$$


and (2) the $(n - m)$ transistors are cut off.

MOS Transistors in Series/Parallel Connection




MOS Transistors in Series/Parallel Connection

$$k_{n,eq} = k_{n,d}/2$$



$$\text{If } V_A = V_B$$


$$k_{n,d} = C_{ox} \mu_n (W/L)$$




$$k_{n,eq} = C_{ox} \mu_n W/(2L)$$

MOS Transistors in Series/Parallel Connection

$$k_{n,eq} = k_{n,d}/4$$



$$\text{If } V_A = V_B = V_C = V_D$$




$$k_{n,d} = C_{ox}\mu_n(W/L)$$

$$k_{n,eq} = C_{ox}\mu_n W/(4L)$$


$$k_{n,d} = C_{ox} \mu_n (W/L)$$

$$k_{n,eq} = C_{ox} \mu_n W/(nL)$$

$$k_{n,eq} = k_{n,d}/n$$



CMOS NR2



$$V_{th}(NR2) \Rightarrow V_1 = V_2 = V_{out}$$

$$V_{th}(INV) = V_{in} = V_{out}$$

$$V_{th}(NOR2) = \frac{V_{Tn} + \frac{1}{2} \sqrt{\frac{k_p}{k_n}} (V_{DD} + V_{Tp})}{1 + \frac{1}{2} \sqrt{\frac{k_p}{k_n}}}$$


Symmetrical EQUIV INV

$$k_R = 1$$

$$k_p = 2^2 k_n$$

$$2^2 \mu_n \left(\frac{W}{L} \right)_n = \mu_p \left(\frac{W}{L} \right)_p$$

CMOS ND2



$$V_{th}(ND2) \Rightarrow V_1 = V_2 = V_{out}$$

$$V_{th}(INV) = V_{in} = V_{out}$$

$$V_{th}(NAND2) = \frac{V_{Tn} + 2\sqrt{\frac{k_p}{k_n}}(V_{DD} + V_{Tp})}{1 + 2\sqrt{\frac{k_p}{k_n}}}$$

Symmetrical EQUIV INV


$$k_R = 1$$

$$k_n = 2^2 k_p$$

$$\mu_n \left(\frac{W}{L} \right)_n = 2^2 \mu_p \left(\frac{W}{L} \right)_p$$


The CMOS Inverter: Intuitive Perspective

CIRCUIT




$$k_R = k_n / k_p = 1$$

SWITCH MODELS



$$V_{IN} = 0 \text{ V}$$





$$V_{IN} = V_{DD}$$

$$k_n = 2k_p$$


A CMC

$$k_{peq}$$

2 Gate



$$k_{neq}$$



$$k_R = k_{neq} / k_{peq} = 1$$




$$k_{peq} = k_p$$

$$k_{neq} = k_n / 2$$

$$k_n = 2^2 k_p$$

A CMC

2 Gate





$$k_R = k_{neq} / k_{peq} = 1$$

$$k_{peq} = 2k_p$$

$$k_{n,eq} = k_n / 2$$

A CMOS NAND2 Gate



NAND Gate (pMOS Channel Width)

To equalize the rise and fall time for the ‘worst case’ switching, for an M-input NAND gate,

$$k_n = Mk_p \quad \rightarrow \quad \mu_n C_{ox} \frac{W_n}{L_n} = M \mu_p C_{ox} \frac{W_p}{L_p}$$

For a 2-input NAND gate, provided that $L_n = L_p$,

$$\mu_n W_n = 2\mu_p W_p$$


Let electron mobility be $0.1 \text{ m}^2 \text{V}^{-1} \text{s}^{-1}$ and hole mobility be $0.05 \text{ m}^2 \text{V}^{-1} \text{s}^{-1}$, then

$$W_n = W_p$$

$$\text{ ~~$k_n = M^2 k_p$~~ } \quad \rightarrow \quad W_n = 2W_p$$

A CMOS NAND2 Gate

$$k_{p,eq} = k_p = C_{ox}\mu_p(W/L)_p$$



$$k_{p,eq} = 2k_p = C_{ox}\mu_p(2W/L)_p$$

MOS NAND2 Gate

