# EE30342 – Digital Design with HDL (II) Lecture 12

Dr. Ming Xu

Dept of Electrical & Electronic Engineering

XJTLU


In This Session

• Enhance Performance with Pipelining

1

## **Pipelining Analogy**

- Pipelined laundry: overlapping execution
  - Parallelism improves performance



- Four loads:
  - Speedup = 8/3.5 = 2.3
- Non-stop:
  - Speedup≈ number of stages

= 4

In Overview of Pipelinin

MIPS Pipeline

- Five stages
  - 1. IF: Instruction fetch from memory
  - 2. ID: Instruction decode & register read
  - 3. EX: Execute operation or calculate address
  - 4. MEM: Access memory operand
  - 5. WB: Write result back to register

2

3

#### Pipeline Performance


- Assume time for stages is
  - 100ps for register read or write
  - 200ps for other stages
- Compare pipelined datapath with single-cycle datapath

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

Pipeline Speedup

- · If all stages are balanced
  - i.e., all take the same time
  - Time between instructions<sub>pipelined</sub>
    - = Time between instructions<sub>nonpipelined</sub>
      Number of stages
- If not balanced, speedup is less
- Speedup due to increased throughput
  - Latency (time for each instruction) does not decrease


#### Pipeline Performance



Pipelining and ISA Design


- MIPS ISA designed for pipelining
  - All instructions are 32-bits
    - · Easier to fetch and decode in one cycle
    - c.f. x86: 1- to 17-byte instructions
  - Few and regular instruction formats
    - · Can decode and read registers in one step
  - Memory operands in Load/store only
    - Can calculate address in 3<sup>rd</sup> stage, access memory in 4<sup>th</sup> stage
  - Alignment of memory operands
    - · Memory access takes only one cycle

#### MIPS Pipelined Datapath



#### Pipeline registers


- Need registers between stages
  - To hold information produced in previous cycle




## **Pipeline Operation**

- Cycle-by-cycle flow of instructions through the pipelined datapath
  - "Single-clock-cycle" pipeline diagram
    - Shows pipeline usage in a single cycle
    - · Highlight resources used
  - c.f. "multi-clock-cycle" diagram
    - · Graph of operation over time
- We'll look at "single-clock-cycle" diagrams for load & store


#### IF for Load, Store, ...



# ID for Load, Store, ...




### EX for Load




14

### MEM for Load




### WB for Load




15

13

# Corrected Datapath for Load




#### **EX for Store**




18

#### **MEM for Store**



#### WB for Store




19

17


### Multi-Cycle Pipeline Diagram

• Form showing resource usage



## Single-Cycle Pipeline Diagram

• State of pipeline in a given cycle



## Multi-Cycle Pipeline Diagram

Traditional form

	Time (in clock cycles)									
	CC 1	CC 2	CC 3	CC 4	CC 5	CC 6	CC 7	CC 8	CC 9	
Program execution order in instructions)										
lw \$10, 20(\$1)	Instruction fetch	Instruction decode	Execution	Data access	Write back					
sub \$11, \$2, \$3		Instruction fetch	Instruction decode	Execution	Data access	Write back				
add \$12, \$3, \$4		Instruction fetch	Instruction decode	Execution	Data access	Write back				
lw \$13, 24(\$1)				Instruction fetch	Instruction decode	Execution	Data access	Write back		
add \$14, \$5, \$6					Instruction fetch	Instruction decode	Execution	Data access	Write ba	