outline


- Voltage transfer characteristic (VTC)
- nMOS inverters
 - Resistive load inverter
 - Saturated enhancement load inverter
 - Depletion load inverter
- CMOS inverter
 - CMOS VTC
 - Comparison of CMOS and MOS inverters
- Combinational CMOS logic gates (static)

(material developed by Prof. Cezhou Zhao with slides from other sources)

CMOS inverter


- Device parameters: V_{GSn}, V_{DSn}, I_{Dn}, V_{GSp}, V_{DSp}, and I_{Dp}
- Circuit parameters: V_{in}, V_{out}, and V_{DD}

$$\begin{split} & I_{Dp} = -I_{Dn} \\ & V_{GSn} = V_{IN} \\ & V_{GSp} = V_{IN} - V_{DD} \\ & V_{DSn} = V_{OUT} \\ & V_{DSp} = V_{OUT} - V_{DD} \end{split}$$








V_{DD} CMOS INVERTER - STATIC CHARACTERISTICS




2 CMOS INVERTER - STATIC CHARACTERISTICS








$$V_{OH} = V_{OH} = V_{OH} = V_{DD}$$



$$I_{Dp} = I_{Dn} = 0$$

$$V_{\text{out}} = \frac{k_p'}{2} \left(\frac{W}{L} \right)_p \left[2(V_{GSp} - V_{T0p}) V_{DSp} - V_{DSp}^2 \right]$$


 $ULATE V_{OL} \qquad V_{Out} = V_{OL} = 0$





$$I_{Dp} = I_{Dn} = 0$$

$$I_{Dn} = \frac{k'_{n}}{2} \left(\frac{W}{L}\right) \left[2(V_{GSn} - V_{T0n})V_{DSn} - V_{DSn}^{2}\right]$$

CALCULATE V_{...}








$$I_{Dp} = I_{Dn}$$


$$\frac{k_{n}^{'}}{2} \left(\frac{W}{L}\right)_{n} \left(V_{GSn} - V_{T0n}\right)^{2} = \frac{k_{p}^{'}}{2} \left(\frac{W}{L}\right)_{p} \left[2\left(V_{GSp} - V_{T0p}\right)V_{DSp} - V_{DSp}^{2}\right]$$


$$\frac{k_n'}{2} \left(\frac{W}{L}\right)_n \left(V_{in} - V_{T0n}\right)^2$$




$$= \frac{k_{p}^{'}}{2} \left(\frac{W}{L}\right)_{p} \left[2(V_{in} - V_{DD} - V_{T0 p})(V_{out} - V_{DD}) - (V_{out} - V_{DD})^{2}\right]$$









$$\left(\frac{\mathbf{W}}{\mathbf{W}}\right) \left(\mathbf{V}_{GG} - \mathbf{V}_{TG}\right)^2$$

$$\frac{k'_{n}}{2} \left(\frac{W}{L}\right)_{n} \left[2(V_{GSn} - V_{T0n})V_{DSn} - V_{DSn}^{2}\right] = \frac{k'_{p}}{2} \left(\frac{W}{L}\right)_{p} \left(V_{GSp} - V_{T0p}\right)^{2}$$

$$V_{\rm GSn} = V_{\rm in'} \ V_{\rm DSn} = V_{\rm out'} V_{\rm GSp} = V_{\rm in} \text{ - } V_{\rm DD}$$

$$\frac{k_{n}^{'}}{2} \left(\frac{W}{L}\right)_{n} \left[2(V_{in} - V_{T0\,n})V_{out} - V_{out}^{2}\right] = \frac{k_{p}^{'}}{2} \left(\frac{W}{L}\right)_{p} \left(V_{in} - V_{DD} - V_{T0\,p}^{2}\right)^{2}$$

$$\frac{k_{n}'}{2} \left(\frac{W}{L}\right)_{n} \left[2(V_{in} - V_{T0n})V_{out} - V_{out}^{2}\right] = \frac{k_{p}'}{2} \left(\frac{W}{L}\right)_{p} \left(V_{in} - V_{DD} - V_{T0p}\right)^{2}$$
(5.64)

IFFERENTIATING wrt V_{in}

$$k_{n}^{'} \left(\frac{W}{L}\right)_{n} \left[\left(V_{in}^{'} - V_{T0 n}^{'}\right) \frac{dV_{out}^{'} - (-1)}{dV_{in}^{'}} + V_{out}^{'} - V_{out}^{'} \frac{dV_{out}^{'}}{dV_{in}^{'}} \right] = k_{p}^{'} \left(\frac{W}{L}\right)_{p} \left(V_{in}^{'} - V_{DD}^{'} - V_{T0 p}^{'}\right)$$

$$k_n' \left(\frac{W}{L}\right)_n \left[-V_{IH} + V_{T0n} + 2V_{out}\right] = k_p' \left(\frac{W}{L}\right)_p \left(V_{IH} - V_{DD} - V_{T0p}\right)$$

SOLVING FOR V_{III}

$$V_{IH} = \frac{V_{DD} + V_{T0p} + k_R (2V_{out} + V_{T0n})}{1 + k_R}$$


(5.67)


where
$$k_R = \frac{k'_n(W/L)_n}{k'_p(W/L)_p}$$



SOLVE Eqs. (5.64) and (5.67) for V_{out} and V_{th}

CALCULATE V_{th}







$$\frac{I_{Dp}}{2} = I_{Dn}
\frac{k'_{n}}{2} \left(\frac{W}{L}\right)_{n} \left(V_{GSn} - V_{T0n}\right)^{2} = \frac{k'_{p}}{2} \left(\frac{W}{L}\right)_{p} \left(V_{GSp} - V_{T0p}\right)^{2}$$

$$\frac{k_n'}{2} \left(\frac{W}{L}\right)_n (V_{in} - V_{T0n})^2 = \frac{k_p'}{2} \left(\frac{W}{L}\right)_p (V_{in} - V_{DD} - V_{T0p})^2$$

SOLVING for $V_{th} = V_{in}$





NOTE THAT

$$V_{th} = V_{in} = V_{out}$$

$$k_{R} = \frac{k'_{n} (W/L)_{n}}{k'_{p} (W/L)_{p}} = \frac{k_{n}}{k_{p}}$$

DESIGN OF CMOS INVERTERS

$$V_{\text{th}} = \frac{V_{\text{T0 n}} + \sqrt{\frac{1}{k_{R}}} (V_{\text{DD}} + V_{\text{T0 p}})}{\left(1 + \sqrt{\frac{1}{k_{R}}}\right)}$$

SOLVING FOR $k_{_{\!R}}$


$$\mathbf{k}_{R} = \left(\frac{\mathbf{V}_{DD} + \mathbf{V}_{T0p} - \mathbf{V}_{th}}{\mathbf{V}_{th} - \mathbf{V}_{T0n}}\right)^{2}$$

FOR IDEAL INVERTER $V_{th} = \frac{1}{2}V_{DD}$

$$(k_R)_{ideal} = \left(\frac{0.5 V_{DD} + V_{T0p}}{0.5 V_{DD} - V_{T0n}}\right)^2$$

Recall

Threshold Voltage



For p-type Si:

$$V_{T0n} = V_{FB} + 2\phi_F + \frac{\sqrt{2qN_A \varepsilon_{Si}(2\phi_F)}}{C_{ox}}$$

For n-type Si:

$$V_{T0p} = V_{FB} + 2\phi_F - \frac{\sqrt{2qN_D \varepsilon_{Si} |2\phi_F|}}{C_{ox}}$$

1


$$k_{R} = \frac{k'_{n} (W/L)_{n}}{k'_{p} (W/L)_{p}} = \frac{k_{n}}{k_{p}} = \frac{C_{ox} \mu_{n} (W/L)_{n}}{C_{ox} \mu_{p} (W/L)_{p}} = \frac{\mu_{n} (W/L)_{n}}{\mu_{p} (W/L)_{p}}$$


FOR SYMMETRIC INVERTER
$$V_{T0} = V_{T0n} = -V_{T0p}$$
 $(k_R)_{inverter}^{symmetric} = 1$


$$k_n / k_p = 1$$


$$\frac{(W/L)_n}{(W/L)_p} = \frac{\mu_p}{\mu_n}$$

POWER SUPPLY CURRENT VS V_{IN}










POWER DISSIPATION CONSIDERATIONS



$$P_{DC} = \frac{V_{DD}}{2} \big[I_{DC}(V_{in} = "0") + I_{DC}(V_{in} = "1") \big] = \frac{P(V_{in} = 0) + P(V_{in} = 1)}{2}$$

WHEN
$$V_{in} = V_{OL}$$
:

$$I_{D} = 0 = P(V_{in} = 0) = 0$$

WHEN
$$V_{in} = V_{OH}$$
:

$$I_{D} = 0 \implies P(V_{in} = 1) = 0$$

$$P_{DC} = 0$$


P_{DC} ≈ "0" because of subthreshold leakage

DIE AREA CONSIDERATIONS in COLOR LEGEND n-Well n^{+} Polysilicon Metal 1 ${ m V}_{ m DD}$ **GND** Contact/via **GND** V_{DD} **Smaller Area Layout**

out

outline


- Voltage transfer characteristic (VTC)
- nMOS inverters
 - Resistive load inverter
 - Saturated enhancement load inverter
 - Depletion load inverter
- CMOS inverter
 - CMOS VTC
 - Comparison of CMOS and MOS inverters
- Combinational CMOS logic gates (static)
- Ratioed Logic




$$V_{out}$$
 is Boolean function of inputs, $V_{1'}, V_{2'}, V_{3'}, ..., V_{N'}$.

"1" => V_{DD}
"0" => 0


MOS Transistors in Series/Parallel Connection



MOS Transistors in Series/Parallel Connection




MOS Transistors in Series/Parallel Connection



$$k_{n,d} = C_{ox} \mu_n(W/L)$$


$$k_{n,eq} = C_{ox}\mu_n(mW/L)$$



 $\left(\frac{W}{L}\right)_{ea} = \sum_{m(ON)} \left(\frac{W}{L}\right)_m = \frac{mW}{L}$, if (1) the gates of m transistors have the same potential.

and (2) the (n - m) transistors are cut off.

MOS Transistors in Series/Parallel Connection




MOS Transistors in Series/Parallel Connection

$$k_{n,eq} = k_{n,d}/2$$

$$| W/L | | | W/L | | W/L | | | W/L | | | W/L | | | W/L$$

$$k_{n,eq} = C_{ox} \mu_n W/(2L)$$

MOS Transistors in Series/Parallel Connection




$$k_{n,d} = C_{ox}\mu_n(W/L)$$


$$k_{n,eq} = C_{ox} \mu_n W/(4L)$$

$$k_{n,d} = C_{ox}\mu_n(W/L)$$

$$k_{n,eq} = C_{ox} \mu_n W/(nL)$$

$$k_{n,eq} = k_{n,d}/n$$






Symmetrical EQUIV INV

$$k_R = 1$$

$$k_{\rm p} = 2^2 k_{\rm p}$$

$$2^{2} \mu_{n} \left(\frac{W}{L}\right)_{n} = \mu_{p} \left(\frac{W}{L}\right)_{p}$$




Symmetrical EQUIV INV


$$k_R = 1$$


$$k_n = 2^2 k_p$$

$$\mu_n \left(\frac{W}{L}\right)_n = 2^2 \mu_p \left(\frac{W}{L}\right)_p$$


The CMOS Inverter: Intuitive Perspective







A CMOS NAND2 Gate



NAND Gate (pMOS Channel Width)

To equalize the rise and fall time for the 'worst case' switching, for an M-input NAND gate,

$$k_{\rm n} = Mk_{\rm p} \rightarrow \mu_{\rm n}C_{\rm ox}\frac{W_{\rm n}}{L_{\rm n}} = M\mu_{\rm p}C_{\rm ox}\frac{W_{\rm p}}{L_{\rm p}}$$

For a 2-input NAND gate, provided that $L_n = L_p$,

$$\mu_{\rm n}W_n = 2\mu_{\rm p}W_{\rm p}$$

Let electron mobility be $0.1 \text{m}^2 \text{V}^{-1} \text{s}^{-1}$ and hole mobility be $0.05 \text{ m}^2 \text{V}^{-1} \text{s}^{-1}$, then


$$W_n = W_p$$





$$W_n = 2W_p$$

A CMOS $N_{k_{p,eq}} = k_p = C_{ox} \mu_p (W/L)_p$



$\frac{k_{p,eq}=2k_p}{C_{ox}\mu_p(2W/L)_p}$ MOS NAND2 Gate

