

# EEE205 – Digital Electronics (II)

## Lecture 7

Dr. Ming Xu

Dept of Electrical & Electronic Engineering

XJTLU

1

## In This Session

### Sequential Circuits in AHDL

- The Latches and Flip-Flops
- Counters
- Shift Registers

2


## Register Primitives

- Several types of register primitives are available in AHDL.
- Registers that use these primitives are declared in the VARIABLE section.

Primitive	Description
<b>LATCH</b>	Data (D) Latch
<b>DFF/DFFE</b>	Data (D) Flip-Flop
<b>JKFF/JKFFE</b>	JK Flip-Flop
<b>SRFF/SRFFE</b>	Set/Reset (SR) Flip-Flop
<b>TFF/TFFE</b>	Toggle (T) Flip-Flop

3

## The D Latch



- Primitive: **LATCH**
- Inputs
  - Data Input (**d**)
  - Enable (**ena**)
- Outputs
  - Data Output (**q**)

4

## The D Latch

- `dlatch` is an instance of `LATCH`.
- `enable`, `din` and `q` are the ports of the circuit block `dlatch_ahdl`.

```
SUBDESIGN dlatch_ahdl
(
    enable, din      :INPUT;
    q                :OUTPUT;
)
VARIABLE
    dlatch          :LATCH;
BEGIN
    dlatch.ena = enable;
    dlatch.d = din;
    q = dlatch.q;
END;
```

5

## The D Latch

- If the instance name `q` is the same as the name of the circuit block output, it means the output of the latch is connected to the output port.

```
SUBDESIGN dlatch_ahdl
(
    enable, din      :INPUT;
    q                :OUTPUT;
)
VARIABLE
    q                :LATCH;
BEGIN
    q.ena = enable;
    q.d = din;
END;
```

6


## The D Flip Flop

- Primitive: **DFF** or **DFFE**
- Inputs
  - Data Input (**d**)
  - Clock (**clk**)
  - Asynchronous Clear (**clrn**) and Set (**prn**), both active-LOW.
  - Enable (**ena**), **DFFE** only
- Outputs
  - Data Output (**q**)

7

## The J-K Flip Flop

- Primitive: **JKFF** or **JKFFE**
- Inputs
  - Set (**j**) and Reset (**k**)
  - Clock (**clk**)
  - Asynchronous Clear (**clrn**) and Set (**prn**), both active-LOW.
  - Enable (**ena**), **JKFFE** only
- Outputs
  - Data Output (**q**)



8

## The S-R Flip Flop

- Primitive: **SRFF** or **SRFFE**
- Inputs
  - Set (**s**) and Reset (**r**)
  - Clock (**clk**)
  - Asynchronous Clear (**clrn**) and Set (**prn**), both active-LOW.
  - Enable (**ena**), **SRFFE** only
- Outputs
  - Data Output (**q**)

9

## The T Flip Flop

- Primitive: **TFF** or **TFFE**
- Inputs
  - Toggle (**t**)
  - Clock (**clk**)
  - Asynchronous Clear (**clrn**) and Set (**prn**), both active-LOW.
  - Enable (**ena**), **TFFE** only
- Outputs
  - Data Output (**q**)

10

## An Example


```

1  %    JK flip-flop circuit    %
2  SUBDESIGN fig5_65
3  (
4      jin, kin, clkin, preset, clear    :INPUT;
5      qout                               :OUTPUT;
6  )
7  VARIABLE
8  ff1      :JKFF;    -- define this flip-flop as a JKFF type
9  BEGIN
10     ff1.prn = preset; -- these are optional and default to vcc
11     ff1.clrn = clear;
12     ff1.j = jin;      -- connect primitive to the input signal
13     ff1.k = kin;
14     ff1.clk = clkin;
15     qout = ff1.q;     -- connect the output pin to the primitive
16 END;
```

11

## Asynchronous Counters

### MOD-8 Counter



- The name of this register is q, like the name of the output port.
- So the output of each flip-flop is connected to the output port.

12

## Asynchronous Counters

```


1  % MOD 8 ripple up counter. %
2  SUBDESIGN fig5_71
3  (
4      clock          :INPUT;
5      q[2..0]        :OUTPUT;
6  )
7  VARIABLE
8      q[2..0] :JKFF;      -- defines three JK FFs
9  BEGIN
10     -- note: prn, clrn default to vcc!
11     q[2..0].j = VCC;     -- toggle mode J=K=1 for all FFs
12     q[2..0].k = VCC;
13     q[0].clk = !clock;
14     q[1].clk = !q[0].q;
15     q[2].clk = !q[1].q;  -- connect clocks in ripple form
16 END;

```

13

## Synchronous Counters

- When using AHDL to implement a synchronous counter, we are no longer focusing on *wiring issues* but rather on describing the *circuit operation* concisely.



14

## Synchronous Counters

### State Description – An MOD-5 Counter

```

1  SUBDESIGN fig7_35
2  (
3      clock          :INPUT;
4      q[2..0]        :OUTPUT;
5  )
6  VARIABLE
7      count[2..0] :DFF;      --create a 3-bit register
8  BEGIN
9      count[].clk = clock;    --connect all clocks in parallel
10
11      CASE count[] IS
12      --      Present      Next
13      -----
14          WHEN 0  => count[].d = 1;
15          WHEN 1  => count[].d = 2;
16          WHEN 2  => count[].d = 3;
17          WHEN 3  => count[].d = 4;
18          WHEN 4  => count[].d = 0;
19          WHEN OTHERS => count[].d = 0;
20      END CASE;
21      q[] = count[];          -- assign register to output pins
22 END;

```

15

## Synchronous Counters

### Behavioral Description – An MOD-5 Counter

```

1  SUBDESIGN fig7_39
2  (
3      clock          :INPUT;
4      q[2..0]        :OUTPUT;  -- declare 3-bit array of output bits
5  )
6  VARIABLE
7      count[2..0] :DFF;  -- declare a register of D flip flops.
8
9  BEGIN
10     count[].clk = clock;  -- connect all clocks to synchronous source
11     IF count[].q < 4 THEN -- note; count[] is the same as count[].q
12         count[].d = count[].q + 1; -- increment current value by one
13     ELSE count[].d = 0;    -- recycle to zero: force unused states to 0
14     END IF;
15     q[] = count[];        -- transfer register contents to outputs
16 END;

```

16

# Synchronous Counters


## Behavioral Description – A Full Feature Counter

```

1  SUBDESIGN fig7_42
2  (
3      clock, clear, load, cntenabl, down, din[3..0] :INPUT;
4      q[3..0], term_ct :OUTPUT; -- declare 4-bit array of output bits
5  )
6  VARIABLE
7      count[3..0] :DFF; -- declare a register of D flip flops
8
9  BEGIN
10     count[].clk = clock; -- connect all clocks to synch source
11     count[].clrn= !clear; -- connect for asynch active HIGH clear
12     IF load THEN count[].d = din[]; -- synchronous load
13     ELSIF !cntenabl THEN count[].d = count[].q; -- hold count
14     ELSIF !down THEN count[].d = count[].q + 1; -- increment
15     ELSE count[].d = count[].q - 1; -- decrement
16     END IF;
17     IF ((count[].q == 0) & down # (count[].q == 15) & !down) & cntenabl
18     THEN term_ct = VCC; -- synchronous cascade output signal
19     ELSE term_ct = GND;
20     END IF;
21     q[] = count[]; -- transfer register contents to outputs
22 END;

```

# Shift Registers



18

# Shift Registers

## Serial In/ Serial Out

```

1  SUBDESIGN fig7_77
2  (
3      clk, shift, serial_in :INPUT;
4      serial_out :OUTPUT;
5  )
6  VARIABLE
7      q[3..0] :DFF;
8
9  BEGIN
10     q[].clk = clk;
11     serial_out = q[0].q; -- output last register bit
12     IF (shift == VCC) THEN
13         q[3..0].d = (serial_in, q[3..1].q); -- concatenates for shift
14     ELSE
15         q[3..0].d = (q[3..0].q); -- hold data
16     END IF;
17 END;

```

19

# Shift Registers

## Universal Shift Register

```

1  SUBDESIGN fig7_83
2  (
3      clock :INPUT;
4      din[3..0] :INPUT; -- parallel data in
5      ser_in :INPUT; -- serial data in from Left or Right
6      mode [1..0] :INPUT; -- MODE Select: 0=hold, 1=right, 2=left, 3=load
7      q[3..0] :OUTPUT;
8  )
9  VARIABLE
10     ff[3..0] :DFF; -- define register set
11 BEGIN
12     ff[].clk = clock; -- synchronous clock
13     CASE mode[] IS
14         WHEN 0 => ff[].d = ff[].q; -- hold shift
15         WHEN 1 => ff[2..0].d = ff[3..1].q; -- shift right
16                 ff[3].d = ser_in; -- new data from left
17         WHEN 2 => ff[3..1].d = ff[2..0].q; -- shift left
18                 ff[0].d = ser_in; -- new data bit from right
19         WHEN 3 => ff[].d = din[]; -- parallel load
20     END CASE;
21     q[] = ff[]; -- update outputs
22 END;

```