

EEE104 – Digital Electronics (I)

Lecture 14

Dr. Ming Xu

Dept of Electrical & Electronic Engineering

XJTLU

1

In This Session


Flip-Flops and Related Devices

- Latches
- Edge-Triggered Flip-Flops
- Flip-Flop Applications

2

Edge-Triggered Flip-Flops


- An **edge-triggered** flip-flop changes state at the edges of a clock pulse.
- It is identified by a small triangle at the clock (C) input.
- It can be either rising-edge triggered or falling edge triggered (bubble at C input).



3


Edge-Triggered Flip-Flops

A Method of Edge-Triggering



4

Edge-Triggered S-R Flip-Flops




INPUTS			OUTPUTS		COMMENTS
S	R	CLK	Q	\bar{Q}	
0	0	X	Q_0	\bar{Q}_0	No change
0	1	\uparrow	0	1	RESET
1	0	\uparrow	1	0	SET
1	1	\uparrow	?	?	Invalid

5


Edge-Triggered S-R Flip-Flops

An Example



6

Edge-Triggered D Flip-Flops




INPUTS		OUTPUTS		COMMENTS
D	CLK	Q	\bar{Q}	
1	\uparrow	1	0	SET (stores a 1)
0	\uparrow	0	1	RESET (stores a 0)

\uparrow = clock transition LOW to HIGH

7

Edge-Triggered J-K Flip-Flops




- The J-K flip-flop is similar to the S-R flip-flop but has no invalid state.
- When $J = 1$ and $K = 1$, the output will be toggled at the rising edge of the clock.

INPUTS			OUTPUTS		COMMENTS
J	K	CLK	Q	\bar{Q}	
0	0	\uparrow	Q_0	\bar{Q}_0	No change
0	1	\uparrow	0	1	RESET
1	0	\uparrow	1	0	SET
1	1	\uparrow	\bar{Q}_0	Q_0	Toggle

8

Edge-Triggered J-K Flip-Flops




The difference with its S-R counterpart:

- The Q output is fed back to the input of gate G_2 .
- The $/Q$ output is fed back to the input of gate G_1 .

9

Edge-Triggered J-K Flip-Flops




How does it work?

- When both J and K are LOW, $/S$ and $/R$ are HIGH. Q will not change.
- When $J = 1$ and $K = 0$, $/R$ is HIGH and $/S = Q$ at triggering edges of CLK. If $Q = 0$, it will be SET. If $Q = 1$, no change. So $Q = 1$.

$$/S = 1 \cdot \overline{Q} \cdot 1 = \overline{Q}$$

10

Edge-Triggered J-K Flip-Flops




How does it work?

- When $J = 0$ and $K = 1$, $/S$ is HIGH and $/R = /Q$ at triggering edges of CLK. If $Q = 1$, it will be RESET. If $Q = 0$, $/R$ is HIGH and no change at Q. So $Q = 0$.

$$/R = 1 \cdot \overline{Q} \cdot 1 = \overline{Q}$$

11

Edge-Triggered J-K Flip-Flops



How does it work?

- When both J and K are HIGH, $/Q$ functions as the SET signal and Q functions as the RESET signal. $/S = 1 \cdot \overline{Q} \cdot 1 = \overline{Q}$ $S = \overline{Q}$


$$/R = 1 \cdot \overline{Q} \cdot 1 = \overline{Q} \quad R = Q$$

- If $Q = 1$, it is ready to be reset.
- If $/Q = 1$, it is ready to be set.

12

Edge-Triggered J-K Flip-Flops

An Example




13

Edge-Triggered J-K Flip-Flops

Asynchronous Preset and Clear Inputs


- **Synchronous** inputs affects the state of the flip-flop only on the triggering edge of the clock.
- **Asynchronous** inputs affect the state of the flip-flop independent of the clock.



- The Clear input is used to RESET the output.
- The Preset input is used to SET the output.

14

Edge-Triggered J-K Flip-Flops




How does it work?

- When $\overline{CLR} = 0$ and $\overline{PRE} = 1$, $\overline{R} = 0$ and $\overline{S} = 1$. Q will be RESET.
- When $\overline{CLR} = 1$ and $\overline{PRE} = 0$, $\overline{R} = 1$ and $\overline{S} = 0$. Q will be SET.

15

Flip-Flop Applications

Parallel Data Storage




16

Flip-Flop Applications

Frequency Division

By connecting n flip-flops in this way, a frequency division of 2^n is achieved.



17

Flip-Flop Applications

Counting

Negative edge-triggered J-K flip-flops are used.

