EEE205 - Digital Electronics (II) Lecture 7

Dr. Ming Xu Dept of Electrical & Electronic Engineering **XJTLU**

In This Session

Sequential Circuits in AHDL

- The Latches and Flip-Flops
- Counters
- Shift Registers

2

Register Primitives

- Several types of register primitives are available in AHDL.
- Registers that use these primitives are declared in the VARIABLE section.

Primitive	Description
LATCH	Data (D) Latch
DFF/DFFE	Data (D) Flip-Flop
JKFF/JKFFE	JK Flip-Flop
SRFF/SRFFE	Set/Reset (SR) Flip-Flop
TFF/TFFE	Toggle (T) Flip-Flop

The D Latch



- Primitive: LATCH
- Inputs
 - Data Input (d)
 - Enable (ena)
- Outputs
 - Data Output (q)

3

The D Latch

- dlatch is an instance of LATCH.
- enable, din and ${\bf q}$ are the ports of the circuit block dlatch_ahdl.

```
SUBDESIGN dlatch_ahdl
(
    enable, din :INPUT;
    q :OUTPUT;
)

VARIABLE
    dlatch :LATCH;

BEGIN
    dlatch.ena = enable;
    dlatch.d = din;
    q = dlatch.q;

END;
```

OI (

If the instance name q is the same as the name of the circuit block output, it means the output of the latch is connected to the output port.

The D Latch

```
SUBDESIGN dlatch_ahdl
(
    enable, din :INPUT;
    q :OUTPUT;
)

VARIABLE
    q :LATCH;

BEGIN
    q.ena = enable;
    q.d = din;
END;
```


6

The D Flip Flop

- Primitive: DFF or DFFE
- Inputs
 - Data Input (d)
 - Clock (clk)
 - Asynchronous Clear (clrn) and Set (prn), both active-LOW.
 - Enable (ena), DFFE only
- Outputs
 - Data Output (q)

The J-K Flip Flop

- Primitive: JKFF or JKFFE
- Inputs
 - Set (j) and Reset (k)
 - Clock (clk)
 - Asynchronous Clear (clrn) and Set (prn), both active-LOW.
 - Enable (ena), JKFFE only
- Outputs
 - Data Output (q)



The S-R Flip Flop

- Primitive: SRFF or SRFFE
- Inputs
 - Set (s) and Reset (r)
 - Clock (clk)
 - Asynchronous Clear (clrn) and Set (prn), both active-LOW.
 - Enable (ena), SRFFE only
- Outputs
 - Data Output (q)

_

The T Flip Flop

- Primitive: TFF or TFFE
- Inputs
 - Toggle (t)
 - Clock (clk)
 - Asynchronous Clear (clrn) and Set (prn), both active-LOW.
 - Enable (ena), TFFE only
- Outputs
 - Data Output (q)


10

An Example

```
JK flip-flop circuit
     SUBDESIGN fig5 65
 2
 3
 4
           jin, kin, clkin, preset, clear
                                               : INPUT;
 5
                                               : OUTPUT;
           gout
 6
 7
     VARIABLE
 8
      ff1
                  :JKFF;
                              -- define this flip-flop as a JKFF type
 9
     BEGIN
10
           ff1.prn = preset; -- these are optional and default to vcc
11
12
           ff1.j = jin;
                              -- connect primitive to the input signal
13
           ff1.k = kin;
14
           ff1.clk = clkin;
15
           gout = ff1.q;
                              -- connect the output pin to the primitive
16
     END:
```

Asynchronous Counters

MOD-8 Counter



- The name of this register is q, like the name of the output port.
- So the output of each flip-flop is connected to the output port.


10

Asynchronous Counters

```
% MOD 8 ripple up counter. %
 1
     SUBDESIGN fig5 71
            clock
                                  : INPUT;
           q[2..0]
                                   :OUTPUT;
     VARIABLE
            q[2..0]:JKFF;
                                   -- defines three JK FFs
 9
     BEGIN
10
                                  -- note: prn, clrn default to vcc!
11
           q[2..0].j = VCC;
                                  -- toggle mode J=K=1 for all FFs
12
           q[2..0].k = VCC;
13
           q[0].clk = !clock;
14
           q[1].clk = !q[0].q;
15
           q[2].clk = !q[1].q;
                                  -- connect clocks in ripple form
16
     END;
```

Synchronous Counters

 When using AHDL to implement a synchronous counter, we are no longer focusing on wiring issues but rather on describing the circuit operation concisely.



13

15

Synchronous Counters

State Description - An MOD-5 Counter

```
SUBDESIGN fig7_35
2
            clock
                          : INPUT;
            q[2..0]
                          :OUTPUT:
      VARIABLE
            count[2..0] :DFF;
                                      --create a 3-bit register
      BEGIN
9
            count[].clk = clock;
                                      --connect all clocks in parallel
10
11
                  CASE count[] IS
12
13
14
                                            count[].d = 1;
                         WHEN 0
15
                                            count[].d = 2;
16
                         WHEN
                                            count[].d = 3;
17
                                            count[].d = 4;
18
19
                                            count[].d = 0;
20
                   END CASE:
21
             q[] = count[];
                                      -- assign register to output pins
22
      END;
```

Synchronous Counters

Behavioral Description - An MOD-5 Counter

```
1
     SUBDESIGN fig7_39
2
        q[2..0] :OUTPUT; -- declare 3-bit array of output bits
6
     VARIABLE
7
        count[2..0] :DFF; -- declare a register of D flip flops.
8
9
10
        count[].clk = clock; -- connect all clocks to synchronous source
        IF count[].q < 4 THEN -- note; count[] is the same as count[].q
11
12
           count[].d = count[].q + 1; -- increment current value by one
13
        ELSE count[].d = 0;
                                  -- recycle to zero: force unused states to 0
14
15
        q[] = count[];
                                 -- transfer register contents to outputs
16
```

Synchronous Counters

Behavioral Description - A Full Feature Counter


```
SUBDESIGN fig7 42
2
3
        clock, clear, load, cntenabl, down, din[3..0]
        q[3..0], term ct :OUTPUT; -- declare 4-bit array of output bits
5
     VARIABLE
        count[3..0]
                       :DFF;
                                    -- declare a register of D flip flops
9
10
        count[].clk = clock;
                                   -- connect all clocks to synch source
11
        count[].clrn= !clear;
                                   -- connect for asynch active HIGH clear
12
        IF load THEN count[].d = din[]; -- synchronous load
13
           ELSIF !cntenabl THEN count[].d = count[].q; -- hold count
14
           ELSIF !down THEN count[].d = count[].q + 1; -- increment
15
           ELSE count[].d = count[].q - 1;
16
17
        IF ((count[].g == 0) & down # (count[].g == 15) & !down)& cntenabl
18
                 term_ct = VCC; -- synchronous cascade output signal
19
        ELSE term_ct = GND;
20
        END IF:
21
        q[] = count[];
                                    -- transfer register contents to outputs
22
```

Shift Registers

Serial In/ Serial Out

```
SUBDESIGN fig7 77
            clk, shift, serial_in
                                           : INPUT:
            serial out
                                           : OUTPUT :
     VARIABLE
           q[3..0]
      BEGIN
           q[].clk = clk;
9
10
            serial_out = q[0].q;
                                                        -- output last register bit
11
            IF (shift == VCC) THEN
12
                  q[3..0].d = (serial_in, q[3..1].q); -- concatenates for shift
13
14
                  q[3..0].d = (q[3..0].q);
                                                        -- hold data
15
            END IF:
     END;
```

Shift Registers



Shift Registers

Universal Shift Register

```
SUBDESIGN fig7_83
2
3
         clock
4
                     :INPUT; -- parallel data in
         din[3..0]
                     :INPUT: -- serial data in from Left or Right
        mode [1..0] :INPUT; -- MODE Select: 0=hold, 1=right, 2=left, 3=load
7
         q[3..0]
                     :OUTPUT;
8
      VARIABLE
10
         ff[3..0] :DFF;
                             -- define register set
11
12
         ff[].clk = clock;
                             -- synchronous clock
13
         CASE mode[] IS
14
            WHEN 0 => ff[].d
                                = ff[].q;
                                                  -- hold shift
15
            WHEN 1 => ff[2..0].d = ff[3..1].q;
                                                 -- shift right
16
                       ff[3].d = ser_in;
                                                  -- new data from left
17
            WHEN 2 => ff[3..1].d = ff[2..0].q;
                                                  -- shift left
18
                       ff[0].d = ser_in;
                                                  -- new data bit from right
19
            WHEN 3 \Rightarrow ff[].d
                                 = din[];
                                                  -- parallel load
20
         END CASE;
21
         q[] = ff[];
                                  -- update outputs
22
      END:
```