

EEE104 – Digital Electronics

Lecture 17

Dr. Ming Xu

Dept of Electrical & Electronic Engineering

XJTLU

1


In This Session

- Cascaded Counters
- Counter Decoding
- Counter Applications

2


Cascaded Counters

- **Cascading** means that the output of one counter drives the input of the next counter.
- Counters can be cascaded to achieve higher-modulus operation.



3

Cascaded Counters




- The overall modulus of cascaded counters equals to the product of the individual moduli.

4

Cascaded Counters

For IC synchronous counters


- The count enable (CTEN) of counter 1 is HIGH.
- The terminal count (TC) output of counter 1 is connected to CTEN of counter 2.



5

Cascaded Counters


- At first, TC = LOW, only counter 1 counts.
- When counter 1 reaches its terminal count 9, TC = HIGH, which enables counter 2 to increment at the rising edge of the next CLK.
- Then TC goes back to LOW.



Cascaded Counters

Cascaded counters can be used as

- A higher-modulus counter
- A frequency divider – to generate a lower-frequency and synchronized clock.




7

Cascaded Counters

Truncated sequences can be realized by


decoding the terminal count and then clearing the counters, e.g. a divide-by-6 counter




8

Counter Decoding

- A remedy is to enable the decoded outputs after the transitional states.




Counter Applications – Digital Clock



14


Counter Applications – Digital Clock

The *seconds* and *minutes* counters: divide-by-60 counters



15

Counter Applications – Digital Clock



The hours counters

16