Digital System Design with HDL (I) Lecture 10

Dr. Ming Xu

Dept of Electrical & Electronic Engineering

XJTLU

In This Session

- · Verilog for Sequential Circuits
 - Latches and Flip-Flops
 - Blocking and Non-Blocking Assignments
 - Counters and Registers

2

The Latch

A gated D latch

 Here the always block is sensitive to the levels of signals.

```
\label{eq:module} \begin{split} \textbf{module} \ D\_latch \ (D, EN, Q); \\ \textbf{input} \ D, EN; \\ \textbf{output reg} \ Q; \end{split}
```

always @(D, EN) **if** (EN) Q = D;

endmodule

Flip-Flops

A D flip-flop

 Here the always block is sensitive to positive edges (posedge) of the signal.

```
module flipflop (D, Clock, Q);
input D, Clock;
output reg Q;
always @(posedge Clock)
    Q = D;
endmodule
```

Blocking and Non-Blocking Assignments

```
    =: Blocking assignments – evaluate in order begin
        Q1 = D;
        Q2 = Q1; // new Q1 goes to Q2.
    end
    <=: No-blocking assignments – evaluate in parallel with the variable values when entering always block begin
        Q1<= D;
        Q2<= Q1; // old Q1 goes to Q2
    end</li>
```

The order of statements doesn't matter

Blocking and Non-Blocking Assignments

```
\begin{array}{c} \textbf{module} \ example7\_5 \ (x1, x2, x3, Clock, f, g); \bullet \\ \textbf{input} \ x1, x2, x3, Clock; \\ \textbf{output} \ \textbf{reg} \ f, g; \\ \textbf{always} \ @(\textbf{posedge} \ Clock) \\ \textbf{begin} \\ f = x1 \ \& \ x2; \\ g = f \mid x3; \\ \textbf{end} \\ & x_1 \\ \hline & x_2 \\ \end{array} \quad \begin{array}{c} x_3 \\ \hline & x_3 \\ \hline & \\ \textbf{endmodule} \\ \end{array}
```

Blocking and Non-Blocking Assignments

5

```
module example 7_6 (x1, x2, x3, Clock, f, g); • To reverse the input x1, x2, x3, Clock; output reg f, g; make no difference. e better to sequential circuits. f <= x1 & x2; \\ g <= f \mid x3; \\ end \\ x_1 \\ x_2 \\ Clock endowle
```

Flip-Flops

D flip-flop with asynchronous reset

```
module flipflop (D, Clock, Resetn, Q);
input D, Clock, Resetn;
output reg Q;

always @(negedge Resetn or posedge Clock)
if (!Resetn)
Q <= 0;
else
Q <= D;
endmodule
```

 negedge must be used, because the sensitivity list cannot have both level- and edge-triggered signals.

8

Flip-Flops

D flip-flops with synchronous reset

```
module flipflop (D, Clock, Resetn, Q);
input D, Clock, Resetn;
output reg Q;

always @(posedge Clock)
if (!Resetn)
Q <= 0;
else
Q <= D;

endmodule
```

9

11

Registers

An n-bit register

```
\label{eq:module} \begin{split} & \textbf{module} \ \text{regn} \ (D, \, Clock, \, Resetn, \, Q); \\ & \textbf{parameter} \ n = 16; \\ & \textbf{input} \ [n-1:0] \ D; \\ & \textbf{input} \ Clock, \, Resetn; \\ & \textbf{output} \ \textbf{reg} \ [n-1:0] \ Q; \\ & \textbf{always} \ @(\textbf{negedge} \ Resetn, \, \textbf{posedge} \ Clock) \\ & \textbf{if} \ (!Resetn) \\ & Q <= 0; \\ & \textbf{else} \\ & Q <= D; \\ & \textbf{endmodule} \end{split}
```

10

Shift Registers

A 4-bit shift register

- When load L = 1, the parallel input R is loaded.
- When L = 0, the data are shifted from MSB Q3 to LSB; Serial input w is shifted into Q3.

```
\label{eq:module} \begin{split} & \textbf{module} \; \text{shift4} \; (R, L, w, \text{Clock}, Q); \\ & \textbf{input} \; [3:0] \; R; \\ & \textbf{input} \; L, w, \text{Clock}; \\ & \textbf{output} \; \textbf{reg} \; [3:0] \; Q; \\ & \textbf{always} \; @(\text{posedge Clock}) \\ & \textbf{if} \; (L) \\ & Q <= R; \\ & \textbf{else} \\ & \textbf{begin} \\ & Q[0] <= Q[1]; \\ & Q[1] <= Q[2]; \\ & Q[2] <= Q[3]; \\ & Q[3] <= w; \\ & \textbf{end} \\ \\ & \textbf{endmodule} \end{split}
```

Shift Registers

An n-bit shift register

```
module shiftn (R, L, w, Clock, Q);
   parameter n = 16;
   input [n-1:0] R;
   input L, w, Clock;
   output reg [n-1:0] Q;
   integer k;
   always @(posedge Clock)
       if (L)
        O \le R:
       else
       begin
        for (k = 0; k < n-1; k = k+1)
            Q[k] \le Q[k+1];
            Q[n-1] \le w;
       end
endmodule
```

12

Counters

A 4-bit up-counter

```
module upcount (Resetn, Clock, E, Q);
input Resetn, Clock, E;
output reg [3:0] Q;

always @(negedge Resetn, posedge Clock)
if (!Resetn)
Q <= 0;
else if (E)
Q <= Q + 1;

endmodule
```

Counters

A down-counter with a parallel load

```
module downcount (R, Clock, E, L, Q);
    parameter n = 8;
    input [n-1:0] R;
    input Clock, L, E;
    output reg [n-1:0] Q;

always @(posedge Clock)
    if (L)
        Q <= R;
    else if (E)
        Q <= Q - 1;

endmodule</pre>
```

13

Counters

An up-down counter

```
module updowncount (R, Clock, L, E, up down, Q);
   parameter n = 8;
   input [n-1:0] R;
   input Clock, L, E, up_down;
   output reg [n-1:0] Q;
   integer direction;
   always @(posedge Clock)
   begin
      if (up down)
        direction = 1;
      else
        direction = -1;
      if (L)
        O \le R;
      else if (E)
         Q \le Q + direction;
   end
endmodule
                                              15
```

14