

MM54HC237/MM74HC237 3-to-8 Line Decoder With Address Latches

General Description

These devices utilize advanced silicon-gate CMOS technology, to implement a three-to-eight line decoder with latches on the three address inputs. When $\overline{\text{GL}}$ goes from low to high, the address present at the select inputs (A, B and C) is stored in the latches. As long as $\overline{\text{GL}}$ remains high no address changes will be recognized. Output enable controls, G1 and $\overline{\text{G2}}$, control the state of the outputs independently of the select or latch-enable inputs. All of the outputs are low unless G1 is high and $\overline{\text{G2}}$ is low. The 'HC237 is ideally suited for the implementation of glitch-free decoders in stored-address applications in bus oriented systems.


The 54HC/74HC logic family is speed, function and pin-out compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by diodes to $V_{\rm CG}$ and ground.

Features

- Typical propagation delay: 20 ns
- Wide supply range: 2-6V
- Latched inputs for easy interfacing
- Fanout of 10 LS-TTL loads

Connection Diagram

Dual-In-Line Package



TL/F/5326-1

Top View
Order Number MM54HC237 or MM74HC237

Truth Table

INPUTS					OUTPUTS								
ENABLE SELECT					2011-013								
GL	G1	G ₂	С	В	Α	Y0	Y1	Y2	Υ3	Y4	Y5	Y6	Y7
Х	Χ	Н	Х	Х	Х	L	L	L	L	L	L	L	L
X	L	Χ	Х	Χ	Χ	L	L	L	L	L	L	L	L
L	Н	L	L	L	L	Н	L	L	L	L	L	L	Г
L	Н	L	L	L	Н	L	Н	L	L	L	L	L	L
L	Н	L	L	Н	L	L	L	Н	L	L	L	L	L
L	Н	L	L	Н	Н	L	L	L	Н	L	L	L	L
L	Н	L	Н	L	L	L	L	L	L	Н	L	L	L
L	Н	L	Н	L	Н	L	L	L	L	L	Н	L	L
L	Н	L	Н	Н	L	L	L	L	L	L	L	Н	L
L	Н	L	Н	Н	Н	L	L	L	L	L	L	L	Н
Н	Н	L	х	Х	Х	Output corresponding to stored address, L; all others, H							

 $H \,=\, high\ level,\, L \,=\, low\ level,\, X \,=\, irrelevant$

Absolute Maximum Ratings (Notes 1 & 2) If Military/Aerospace specified devices are required,

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5 to $+7.0$ V
DC Input Voltage (V _{IN})	-1.5 to $V_{CC} + 1.5V$
DC Output Voltage (V _{OUT})	-0.5 to $V_{CC} + 0.5V$
Clamp Diode Current (I _{IK} , I _{OK})	\pm 20 mA
DC Output Current, per pin (IOUT)	\pm 25 mA
DC V _{CC} or GND Current, per pin (I _{CC})	\pm 50 mA
Storage Temperature Range (T _{STG})	-65°C to $+150^{\circ}\text{C}$

Power Dissipation (P_D)

(Note 3) 600 mW S.O. Package only 500 mW

Lead Temperature

(T_L) (Soldering 10 seconds)

DC Input or Output Voltage 0 V _{CC} V (V _{IN} , V _{OUT}) Operating Temp. Range (T _A) MM74HC -40 +85 °C MM54HC -55 +125 °C									
	Min	Max	Units						
Supply Voltage (V _{CC})	2	6	V						
DC Input or Output Voltage (V _{IN} , V _{OUT})	0	V_{CC}	V						
Operating Temp. Range (T _A)									
MM74HC	-40	+85	°C						
MM54HC	-55	+125	°C						
Input Rise or Fall Times									
(t_r, t_f) $V_{CC} = 2.0V$		1000	ns						
$V_{CC} = 4.5V$		500	ns						
$V_{CC} = 6.0V$		400	ns						

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	v _{cc}	T _A = 25°C		74HC T _A = -40 to 85°C	54HC T _A = -55 to 125°C	Units
				Тур	Guaranteed Limits			
V _{IH}	Minimum High Level Input Voltage		2.0V 4.5V 6.0V		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V V V
V _{IL}	Maximum Low Level Input Voltage**		2.0V 4.5V 6.0V		0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V V V
V _{OH}	Minimum High Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \mu A$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 4.0 \text{ mA}$ $ I_{OUT} \le 5.2 \text{ mA}$	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	V
V _{OL}	Maximum Low Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \mu A$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 4.0 \text{ mA}$ $ I_{OUT} \le 5.2 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V V
I _{IN}	Maximum Input Current	V _{IN} =V _{CC} or GND	6.0V		±0.1	±1.0	±1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V		8.0	80	160	μΑ

260°C

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: For a power supply of 5V $\pm 10\%$ the worst case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC}=5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

^{**}V_{IL} limits are currently tested at 20% of V_{CC}. The above V_{IL} specification (30% of V_{CC}) will be implemented no later than Q1, CY'89.


AC Electrical Characteristics $v_{CC}\!=\!5\text{V},\,T_{A}\!=\!25^{\circ}\text{C},\,C_{L}\!=\!15\,\text{pF},\,t_{r}\!=\!t_{f}\!=\!6\,\text{ns}$


Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t _{PLH}	Maximum Propagation Delay A, B or C to any Y Output		20	41	ns
t _{PLH}	Maximum Propagation Delay A, B or C to any Y Output		16	32	ns
t _{PLH}	Maximum Propagation GL to any Y Output		22	44	ns
t _{PHL}	Maximum Propagation Delay GL to any Y Output		17	33	ns
t _{PLH}	Maximum Propagation Delay G1 or G2 to Output		16	35	ns
t _{PHL}	Maximum Propagation Delay G1 or G2 to Output		14	25	ns
t _S	Minimum Set Up Time at A, B and C Inputs		10	20	ns
t _H	Minimum Hold Time at A, B and C Inputs		-3	0	ns
t _W	Minimum Pulse Width of Enabling Pulse at GL		9	16	ns

AC Electrical Characteristics $C_L = 50 \text{ pF}, t_r = t_f = 6 \text{ ns}$ (unless otherwise specified)


Symbol	Parameter	Conditions	v _{cc}	T _A =	25°C	74HC T _A = -40 to 85°C	54HC T _A = -55 to 125°C	Units
-				Тур		Guaranteed	Limits	
t _{PLH}	Maximum Propagation		2.0V	100	235	296	350	ns
-	Delay, A, B or C to any Y Output		4.5V	24	47	59	70	ns
			6.0V	20	40	50	60	ns
t _{PLH}	Maximum Propagation		2.0V	80	185	233	276	ns
	Delay, A, B or C to any Y Output		4.5V	19	37	47	55	ns
			6.0V	17	31	40	47	ns
t_{PLH}	Maximum Propagation		2.0V	125	250	315	373	ns
	GL to any Y Output		4.5V	25	50	63	75	ns
-			6.0V	20	43	54	63	ns
t_{PHL}	Maximum Propagation Delay		2.0V	95	190	239	283	ns
	GL to any Y Output		4.5V	19	38	48	75	ns
			6.0V	16	32	41	48	ns
t_{PLH}	Maximum Propagation		2.0V	100	200	252	298	ns
	Delay, G1 or G2 to Output		4.5V	20	40	50	60	ns
			6.0V	17	34	43	51	ns
t _{PHL}	Maximum Propagation		2.0V	73	145	183	216	ns
	Delay G1 or G2 to Output		4.5V	15	29	37	43	ns
			6.0V	12	25	31	37	ns
tS	Minimum Set Up Time		2.0V		100	125	150	ns
	at A, B and C Inputs		4.5V		20	25	30	ns
			6.0V		17	21	25	ns
t _H	Minimum Hold Time		2.0V		0	0	0	ns
	at A, B and C Inputs		4.5V		0	0	0	ns
			6.0V		0	0	0	ns
t_W	Minimum Pulse Width		2.0V	30	80	100	120	ns
	of Enabling Pulse at GL		4.5V	10	16	20	24	ns
			6.0V	9	14	18	20	ns
t_{TLH},t_{THL}	Maximum Output Rise		2.0V	30	75	95	110	ns
	and Fall Time		4.5V	8	15	19	22	ns
			6.0V	7	13	16	19	ns
C _{PD}	Power Dissipation Capacitance (Note 5)			75				pF
C _{IN}	Maximum Input Capacitance			5	10	10	10	pF

 $\textbf{Note 5:} \quad C_{PD} \text{ determines the no load dynamic power consumption, } P_D = C_{PD} \text{ V}_{CC}^2 \text{ f} + \text{I}_{CC} \text{ V}_{CC} \text{, and the no load dynamic current consumption, } I_S = C_{PD} \text{ V}_{CC} \text{ f} + \text{I}_{CC}.$





Physical Dimensions inches (millimeters) (Continued)



Molded Dual-In-Line Package (N) Order Number MM74HC237N NS Package Number N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tei: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor

Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408