

Modeling Example: A PAL

- · Goal is to model a standard PAL
 - Both functionality and timing
- Will look at PAL1618 model, but approach is valid for any standard PAL
- · Functionality is defined via a JEDEC file
- · Timing is defined via datasheets
- · This model was written by Vince Sanders, MSU.

1/31/2002 BR








Comments on Sample PAL


- 11 inputs, 3 outputs
 - Can implement three functions functions can share inputs or not share inputs
- Each output implements a SOP equation with Four product terms.
 - Each product term can include complemented or uncomplemented form of an input.


1/31/2002 BR 4





















Sample Portion of a JEDEC File Fuse Number L00440 '1' fuse blown '0' fuse intact Comment line Node y_3[22] => OE : 1 ,LOGIC : 10 1.00924 11111111101111111111111111111111111111011101101 1/31/2002 BR 13



JEDEC File Reader

- utilities directory has a JEDEC file reader package (jedec_reader)
 - Independent of PAL type being modeled
- Approach is to read the JEDEC file and return a bit_vector of fuse values
 - '0' means connected (fuse intact), '1' is disconnected (fuse blown)
- · Handles the following record types
 - 'L' fuse list
 - 'Q' number of total fuses in device needed to allocate fuse array
 - 'F' default fuse state, used to fill fuse array with default state
 - 'C' checksum record, reads this but does nothing with it.
- · Other records ignored

1/31/2002 BR 15

Modeling a Programmable Part: Approaches

- Approach #1: have internal data structure that represents the entire programmable substrate
 - Read programming bits from external data file and "program" data structure to have needed routing and logic functionality
 - Model simply exercises programmable substrate with the presence of programming data
 - Perhaps most accurate simulation since it is closest to the hardware
 execution time, memory requirements may be steep
- Approach #2: have an external model 'generator' (i.e. a Perl script) that reads the programming bits and generates only the functionality needed
 - Memory, execution time resources will be proportional to the percentage of the programmable device actually used

1/31/2002 BR 16

Modeling Functionality

- JEDEC reader returns a bit vector whose size is equal to the number of fuse locations
- This model uses the GENERATE statement in VHDL to create a model whose memory and runtime complexity is proportional to the number of fuses that are programmed
 - Model will take less memory space and run faster if less of the device is actually programmed
- GENERATE statement allows processes/signals to be generated at model elaboration time
 - somewhat similar to a macro capability in other languages

1/31/2002 BR 17

Compilation/Elaboration/Execution

- Compilation converts VHDL text to simulator dependent object code
- Elaboration is what happens when the model is loaded into memory
 - Initial processes/signal structures are created in memory
- GENERATE statements can be used to create signals and processes based upon parameters during elaboration.
 - This is a very powerful language feature.
- Execution happens after elaboration, and is the simulation loop of scheduling events and executing processes.

1/31/2002 BR 18

Resolution Function for Product Term Types -Resolve_AND (Internal) FUNCTION Resolve_AND (v : Std_Logic_Vector) RETURN Std_Logic IS VARIABLE result : Std_Logic := '1'; BEGIN FOR ii IN v'RANGE LOOP result := result AND v(ii); EXIT WHEN result = '0'; END LOOP; RETURN result; Note early exit when function is zero. END Resolve AND: SUBTYPE ResolvedAndSL IS Resolve_AND Std_Logic; TYPE ResolvedAndSLV IS ARRAY (Natural RANGE <>) OF ResolvedAndSL; SIGNAL AndTermsResolved : ResolvedAndSLV(0 TO rows - 1) := (OTHERS => '1'): -And Terms Note that this is a subtype of Std_logic, which is itself a resolved type!!!!! 1/31/2002 BR 20

ColumnConnect_i1to8Gen: -i(1 TO 8) FOR ii IN 1 TO 8 GENERATE i(i(ii-1)'4 - 1) <= TRANSPORT To_UXO1(iii)) AFTER WD_i(ii): ci(ii-1)'4 + 1) <= TRANSPORT To_UXO1(iii)) AFTER WD_i(ii): END GENERATE ColumnConnect_i1to8Gen; Input signals are array i(1 to 8) column signals are ci(0 to num_columns -1) Each input connected to a pair of column signals (2nd connection is a complemented version of the input wd_i are wire delay generics that are defined on the entity The GENERATE statement causes these signal assignments to be expanded at elaboration time

BR

21

1/31/2002

Product Term Connections ColumnConnect_i1to8Gen: --i(1 TO 8) --And Plane AndPlaneGen: FOR row IN AndTermsResolved'RANGE GENERATE Reduces # of signal RowAllConnectedGen: assignments, improves IF (RowAllConnected(row)) GENERATE AndTermsResolved(row) <= '0'; END GENERATE RowAllConnectedGen; performance RowNotAllConnectedGen: IF (NOT RowAllConnected(row)) GENERATE FOR col IN ci'RANGE GENERATE IF (FuseMap(row * ci'l FNGTH + col) = connected) GENERATE AndTermsResolved(row) <= ci(col); ← Only generated if fuse END GENERATE ConnectGen: END GENERATE ColumnGen; END GENERATE RowNotAllConnectedGen; map location = '0'!! END GENERATE AndPlaneGen; 22

Recall that if all column inputs are connected to a product term, then product term output is '0'. Can reduce model complexity (memory and execution time) if detect this case. --RowAllConnected (Internal) FUNCTION RowAllConnected (row: Natural) RETURN Boolean IS BEGIN RETURN NOT To_Boolean(Reduce_OR(FuseMap(row*columns TO (row+1)*columns - 1))); END RowAllConnected; Reduce_OR function defined in VHDL for bit_vectors — returns a '1' if any bit in bit vector is a '1', else returns '0'.

Model Complexity

- Model complexity is proportional to memory required and execution time
- The number of signals, signal assignments, and processes in a model impacts complexity
 - More signals and signal assignments means more events means more execution effort required
 - More signals means more memory needed to track waveform history
- Use of GENERATE statements only creates the required signal assignments for the product terms based upon the fuse map contents

1/31/2002 BR 24

OR Terms ResolvedAndSLV type std_logic_vector Can do 'type cast' --Now AndTerms gets resolved signal AndTerms <= Std_Logic_Vector(AndTermsResolved); without explicit -conversion function because --Or Plane ResolvedAndSL is OrPlaneGen: FOR ii IN OrTerms'RANGE GENERATE subtype of Std_logic. OrTerms(ii) <= Reduce_OR(AndTerms((ii*8 + 1) TO (ii*8 + 7))); END GENERATE OrPlaneGen; Reduce_OR function defined for std_logic_vector in 1164 standard. 1/31/2002 BR 25