

MM54HC4543/MM74HC4543 BCD-to-7 Segment Latch/Decoder/Driver for Liquid Crystal Displays

General Description

The MM54HC4543/MM74HC4543 BCD-to-7 segment latch/decoder/driver utilize advanced silicon-gate CMOS technology, and can be used either as a high speed decoder or as a display driver. This circuit contains a 4-bit latch, BCD-to-7 segment decoder, and 7 output drivers. Data on the input pins flow through to the output when the LATCH ENABLE (LE) is high and is latched on the high to low transition of the LE input. The PHASE input (PH) controls the polarity of the 7 segment outputs. When PH is low the outputs are true 7 segment, and when PH is high the outputs are inverted 7 segment. When the PHASE input is driven by a liquid crystal display (LCD) backplane waveform the segment pins output the correct segment waveform for proper LCD AC drive voltages.


In addition a BLANKING INPUT (BI) is provided, which will blank the display.

The MM54HC4543/MM74HC4543 are functionally and pinout equivalent to the CD4543BC/CD4543BM and the MC14543BA/MC14543BC. All inputs are protected from damage due to static discharge by diodes to $V_{\rm CC}$ and ground.

Features

- Typical propagation delay: 60 ns
- Supply voltage range: 2-6V
- Maximum input current: 1 μA
- Maximum quiescent supply current: 80 µA (74HC)
- Display blanking
- Low dynamic power consumption


Connection Diagram



Order Number MM54HC4543 or MM74HC4543

Display Format





Truth Table

		Inp	uts							C	Out	out	S	
LE	ВІ	Ph*	D	С	В	Α	а	b	С	d	е	f	g	Display
Х	Н	L	Х	Χ	Χ	Χ	L	L	L	L	L	L	L	Blank
Н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	L	0
H	L	L	L	L	L	Н	L	Н	Н	L	L	L	L	1
Н	L	L	L	L	Н	L	Н	Η	L	Н	Η	L	Н	2
Н	L	L	L	L	Н	Н	Н	Н	Н	Н	L	L	Н	3
Н	L	L	L	Н	L	L	L	Н	Н	L	L	Н	Н	4
Н	L	L	L	Н	L	Н	Н	L	Н	Н	L	Н	Н	5
Н	L	L	L	Н	Н	L	Н	L	Н	Н	Н	Н	Н	6
Н	L	L	L	Н	Н	Н	Н	Н	Н	L	L	L	L	7
Н	L	L	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	8
Н	L	L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	9
Н	L	L	Н	L	Н	L	L	L	L	L	L	L	L	Blank
Н	L	L	Н	L	Н	Н	L	L	L	L	L	L	L	Blank
Н	L	L	Н	Н	L	L	L	L	L	L	L	L	L	Blank
Н	L	L	Н	Н	L	Н	L	L	L	L	L	L	L	Blank
Н	L	L	Н	Н	Н	L	L	L	L	L	L	L	L	Blank
Н	L	L	Н	Н	Н	Н	L	L	L	L	L	L	L	Blank
L	L	L	Х	Х	Χ	Χ				**				**
							Inverse of Output Dis					Display		
†	†	Н			ř			C	oml	oina	atio	ns		as
									Α	bov	/e			above

X — don't care

- †=same as above combinations
- * = for liquid crystal readouts, apply a square wave to Ph.
- **= depends upon the BCD code previously applied when LE—H

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5 to $+7.0$ V
DC Input Voltage (V _{IN})	-1.5 to $V_{CC} + 1.5V$
DC Output Voltage (V _{OUT})	-0.5 to $V_{CC} + 0.5V$
Clamp Diode Current (I _{IK} , I _{OK})	\pm 20 mA
DC Output Current, per pin (IOUT)	\pm 25 mA
DC V _{CC} or GND Current, per pin (I _{CC})	$\pm50~mA$
Storage Temperature Range (T _{STG})	-65°C to $+150$ °C

Power Dissipation (PD)

(Note 3) 600 mW S.O. Package only 500 mW 260°C

Lead Temp. (T_L) (Soldering 10 seconds)

Operating Condition	ons		
	Min	Max	Units
Supply Voltage (V _{CC})	2	6	V
DC Input or Output Voltage (V_{IN}, V_{OUT})	0	V_{CC}	V
Operating Temp. Range (TA)			
MM74HC	-40	+85	°C
MM54HC	-55	+125	°C
Input Rise or Fall Times		1000	
(t_r, t_f) $V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	v _{cc}	T _A =25°C		74HC T _A = -40 to 85°C	54HC T _A = -55 to 125°C	Units
				Тур		Guaranteed		
V _{IH}	Minimum High Level Input Voltage		2.0V 4.5V 6.0V		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V V V
V _{IL}	Maximum Low Level Input Voltage**		2.0V 4.5V 6.0V		0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V V V
V _{OH}	Minimum High Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \mu A$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 0.4 \text{ mA}$ $ I_{OUT} \le 0.52 \text{ mA}$	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	V V
V _{OL}	Maximum Low Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \mu A$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 0.4 \text{ mA}$ $ I_{OUT} \le 0.52 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V
I _{IN}	Maximum Input Current	V _{IN} =V _{CC} or GND	6.0V		±0.1	±1.0	±1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V		8.0	80	160	μΑ

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: For a power supply of 5V $\pm 10\%$ the worst case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC}=5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

^{**}V_{IL} limits are currently tested at 20% of V_{CC}. The above V_{IL} specification (30% of V_{CC}) will be implemented no later than Q1, CY'89.


AC Electrical Characteristics $v_{CC}\!=\!5\text{V},\,T_{A}\!=\!25^{\circ}\text{C},\,C_{L}\!=\!15\,\text{pF},\,t_{r}\!=\!t_{f}\!=\!6\,\text{ns}$


Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t _{PHL} , t _{PLH}	Maximum Propagation Delay Data LE, BI, Ph to Output		60	100	ns
t _s	Minimum Setup Time LE to Data			20	ns
t _H	Minimum Hold Time Data to LE			10	ns
t _W	Minimum LE Pulse Width			16	ns

AC Electrical Characteristics $C_L = 50 \text{ pF}, t_r = t_f = 6 \text{ ns}$ (unless otherwise specified)

Symbol	Parameter	Conditions	v _{cc}	T _A =25°C		74HC T _A = -40 to 85°C	54HC T _A = -55 to 125°C	Units
				Тур		Guaranteed	Guaranteed Limits	
t _{PHL} , t _{PLH}	Maximum Propagation Delay Data LE, Ph, BI to Output		2.0V 4.5V	300 60	600 120	760 151	895 179	ns ns
			6.0V	51	102	129	152	ns
t _s	Minimum Setup Time		2.0V		100	125	150	ns
	LE to Data		4.5V 6.0V		20 17	25 21	30 25	ns ns
t _H	Minimum Hold Time Data to LE		2.0V 4.5V 6.0V		50 10 9	63 13 11	75 15 13	ns ns ns
t _W	Minimum LE Pulse Width		2.0V 4.5V 6.0V		80 16 14	100 20 17	120 24 20	ns ns ns
C _{PD}	Power Dissipation Capacitance (Note 5)							pF
C _{IN}	Maximum Input Capacitance			5	10	10	10	pF


 $\textbf{Note 5: } C_{PD} \text{ determines the no load dynamic power consumption, } P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}, \ and the no load dynamic current consumption, } I_S = C_{PD} \ V_{CC} \ f + I_{CC} \ V_{CC}, \ and the no load dynamic current consumption, } I_S = C_{PD} \ V_{CC} \ f + I_{CC} \ V_{CC}, \ and the no load dynamic current consumption, } I_S = C_{PD} \ V_{CC} \ f + I_{CC} \ V_{CC}, \ and the no load dynamic current consumption, } I_S = C_{PD} \ V_{CC} \ f + I_{CC} \ V_{CC}, \ and the no load dynamic current consumption, } I_S = C_{PD} \ V_{CC} \ f + I_{CC} \ V_{CC}, \ and T_{CC} \ V_{CC}, \ and T_{CC} \ V_{CC} \ f + I_{CC} \ V_{CC}, \ and T_{CC} \ V_{CC} \ V_{CC}, \ and T_{CC} \ V_{CC} \ V_{CC} \ V_{CC}, \ and T_{CC} \ V_{CC} \$





Dual-In-Line Package Order Number MM54HC4543J or MM74HC4543J NS Package J16A

Physical Dimensions inches (millimeters) (Continued)



Order Number MM74HC4543N NS Package N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408