## 2-W STEREO AUDIO POWER AMPLIFIER WITH DIGITAL VOLUME CONTROL

12

SLOS249D - JUNE 1999 - REVISED MAY 2001

13

#### Compatible With PC 99 Desktop Line-Out **PWP PACKAGE** (TOP VIEW) Into 10-k $\Omega$ Load Compatible With PC 99 Portable Into 8- $\Omega$ GND □ 1 24 ☐ GND UP $\Box$ 2 23 □□ RLINEIN Internal Gain Control, Which Eliminates DOWN I 3 22 **SHUTDOWN** 4 21 **External Gain-Setting Resistors** LOUT+ □□ ☐ ROUT+ LLINEIN I 5 20 □ RHPIN Digital Volume Control From 20 dB to LHPIN $\Box$ 6 19 $\square$ $V_{DD}$ -40 dB 7 18 ☐ PV<sub>DD</sub> PV<sub>DD</sub> $\square$ 2-W/Ch Output Power Into 3- $\Omega$ Load RIN 🞞 8 17 ☐ CLK **PC-Beep Input** LOUT- I 9 16 ☐ SE/BTL LIN $\Box$ 10 15 **Depop Circuitry** BYPASS 14 □□ PC-BEEP 11 **Stereo Input MUX** GND □ □ GND

#### description

**Fully Differential Input** 

**Low Supply Current and Shutdown Current** 

**Surface-Mount Power Packaging** 24-Pin TSSOP PowerPAD™

The TPA0162 is a stereo audio power amplifier in a 24-pin TSSOP thermally enhanced package capable of delivering 2 W of continuous RMS power per channel into 3- $\Omega$  loads. This device minimizes the number of external components needed, which simplifies the design and frees up board space for other features. When driving 1 W into  $8-\Omega$  speakers, the TPA0162 has less than 0.22% THD+N across its specified frequency range.

Included within this device is integrated depop circuitry that virtually eliminates transients that cause noise in the speakers.

The overall gain of the amplifier is controlled digitally by the UP and DOWN terminals. At power up, the gain is set at the lowest level, -85 dB. It can then be adjusted to any of 31 discrete steps by pulling the voltage down at the desired pin to logic low. The gain is adjusted in the initial stage of the amplifier as opposed to the power output stage. As a result, the THD changes very little over all volume levels.

An internal input MUX allows two sets of stereo inputs to the amplifier. In notebook applications, where internal speakers are driven as BTL and the line outputs (often headphone drive) are required to be SE, the TPA0162 automatically switches into SE mode when the SE/BTL input is activated. This effectively reduces the gain by 6 dB.

The TPA0162 consumes only 20 mA of supply current during normal operation. A shutdown mode is included that reduces the supply current to less than 150  $\mu$ A.

The PowerPAD package (PWP) delivers a level of thermal performance that was previously achievable only in TO-220-type packages. Thermal impedances of approximately 35°C/W are truly realized in multilayer PCB applications. This allows the TPA0162 to operate at full power into  $8-\Omega$  loads at ambient temperatures of  $85^{\circ}$ C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



SLOS249D - JUNE 1999 - REVISED MAY 2001

#### functional block diagram





#### **AVAILABLE OPTIONS**

	PACKAGED DEVICE
TA	TSSOP <sup>†</sup>
	(PWP)
-40°C to 85°C	TPA0162PWP

<sup>†</sup> The PWP package is available taped and reeled. To order a taped and reeled part, add the suffix R to the part number (e.g., TPA0162PWPR).

#### **Terminal Functions**

TERMINAL			DEGODIDATION		
NAME	NO.	I/O	DESCRIPTION		
BYPASS	11		Tap to voltage divider for internal mid-supply bias generator		
CLK	17	I	If a 47-nF capacitor is attached, the TPA0162 generates an internal clock. An external clock can override the internal clock input to this terminal.		
DOWN	3	I	A momentary pulse on this terminal decreases the volume level by 2 dB. Holding the terminal low for a period of time will step the amplifier through the volume levels at a rate determined by the capacitor on the CLK terminal.		
GND	1, 12 13, 24		Ground connection for circuitry. Connected to thermal pad		
LHPIN	6	I	Left-channel headphone input, selected when SE/BTL is held high		
LIN	10	I	Common left input for fully differential input. AC ground for single-ended inputs		
LLINEIN	5	I	Left-channel line negative input, selected when SE/BTL is held low		
LOUT+	4	0	Left-channel positive output in BTL mode and positive in SE mode		
LOUT-	9	0	Left-channel negative output in BTL mode and high impedance in SE mode		
PC-BEEP	14	I	The input for PC-Beep mode. PC-BEEP is enabled when a > 1-V (peak-to-peak) square wave is input to PC-BEEP or PCB ENABLE is high.		
$PV_{DD}$	7, 18	I	Power supply for output stage		
RHPIN	20	I	Right channel headphone input, selected when SE/BTL is held high		
RIN	8	I	Common right input for fully differential input. AC ground for single-ended inputs		
RLINEIN	23	I	Right-channel line input, selected when SE/BTL is held low.		
ROUT+	21	0	Right-channel positive output in BTL mode and positive in SE mode		
ROUT-	16	0	Right-channel negative output in BTL mode and high impedance in SE mode		
SE/BTL	15	ı	Input and output MUX control. When this terminal is held high, the LHPIN or RHPIN and SE output is selected. When this terminal is held low, the LLINEIN or RLINEIN and BTL output are selected.		
SHUTDOWN	22	I	When held low, this terminal places the entire device, except PC-BEEP detect circuitry, in shutdown mode.		
<del>UP</del>	2	I	A momentary pulse on this terminal increases the volume level by 2 dB. Holding the terminal low for a period of time will step the amplifier through the volume levels at a rate determined by the capacitor on the CLK terminal.		
$V_{DD}$	19	I	Analog V <sub>DD</sub> input supply. This terminal needs to be isolated from PV <sub>DD</sub> to achieve highest performance.		

### **TPA0162** 2-W STEREO AUDIO POWER AMPLIFIER WITH DIGITAL VOLUME CONTROL

SLOS249D - JUNE 1999 - REVISED MAY 2001

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>DD</sub>	6 V
Input voltage, V <sub>I</sub>	
Continuous total power dissipation	Internally limited (see Dissipation Rating Table)
Operating free-air temperature range, T <sub>A</sub>	–40°C to 85°C
Operating junction temperature range, T <sub>J</sub>	–40°C to 150°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 secon	ds 260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ} \mbox{C}$	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
PWP	2.7 W‡	21.8 mW/°C	1.7 W	1.4 W

<sup>\$\</sup>frac{1}{2}\$ See the Texas Instruments document, PowerPAD Thermally Enhanced Package Application Report(literature number SLMA002), for more information on the PowerPAD™ package. The thermal data was measured on a PCB layout based on the information in the section entitled Texas Instruments Recommended Board for PowerPAD on page 33 of the before mentioned document.

#### recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>		4.5	5.5	V
High-level input voltage, V <sub>IH</sub>	SE/BTL	4		
	SHUTDOWN	2		V
	UP, DOWN	0.5		1
Low-level input voltage, V <sub>IL</sub>	SE/BTL		3	
	SHUTDOWN		0.8	V
	UP, DOWN		4	1
Operating free-air temperature, T <sub>A</sub>		-40	85	°C



SLOS249D - JUNE 1999 - REVISED MAY 2001

## electrical characteristics at specified free-air temperature, $V_{DD}$ = 5 V, $T_A$ = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	IS	MIN	TYP	MAX	UNIT
IVool	Output offset voltage (measured differentially)	V <sub>I</sub> = 0 V, A <sub>V</sub> :	= 2 V/V			25	mV
PSRR	Power supply rejection ratio	$V_{DD} = 4.9 \text{ V to } 5.1 \text{ V}$			67		dB
IIII	High-level input current	$V_{DD} = 5.5 \text{ V}, \qquad V_{I} =$	· VDD			900	nA
I <sub>I</sub> L	Low-level input current	$V_{DD} = 5.5 \text{ V}, \qquad V_{I} =$	: 0 V			900	nA
lan.	Cumply ourrent	BTL mode			20		
<sup>I</sup> DD	Supply current	SE mode			10		mA
I <sub>DD(SD)</sub>	Supply current, shutdown mode				150	300	μΑ

# operating characteristics, V<sub>DD</sub> = 5 V, T<sub>A</sub> = 25°C, R<sub>L</sub> = 4 $\Omega$ , Gain = 2 V/V, BTL mode (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
PO	Output power	THD = 1%,	f = 1 kHz		2		W
THD+N	Total harmonic distortion plus noise	P <sub>O</sub> = 1 W,	f = 20 Hz to 15 kHz	(	0.22%		
Вом	Maximum output power bandwidth	THD = 5%			>15		kHz
	Supply ripple rejection ratio	f = 1  kHz, $C_{(BYP)} = 0.47 \mu\text{F}$	BTL mode		65		dB
			SE mode		60		uБ
V <sub>n</sub> Noise output	Niciae autout valtana	$C_{(BYP)} = 0.47 \mu\text{F},$ BTL mode	BTL mode		17		
	loise output voitage	f = 20 Hz to 20 kHz	SE mode		44		μVRMS

#### **TYPICAL CHARACTERISTICS**

#### **Table of Graphs**

			FIGURE
	Total harmonic distortion plus noise	vs Output power	1, 4, 6, 8, 10
THD+N		vs Voltage gain	2
I I I I I I I I I I I I I I I I I I I		vs Frequency	3, 5, 7, 9, 11
		vs Output voltage	12
٧n	Output noise voltage	vs Bandwidth	13
	Supply ripple rejection ratio	vs Frequency	14, 15
	Crosstalk	vs Frequency	16, 17, 18
	Shutdown attenuation	vs Frequency	19
SNR	Signal-to-noise ratio	vs Bandwidth	20
	Closed loop response		21, 22
PO	Output power	vs Load resistance	23, 24
D <sub>0</sub>	Power dissipation	vs Output power	25, 26
PD	Power dissipation	vs Ambient temperature	27
Z <sub>i</sub>	Input impedance	vs Gain	28



SLOS249D – JUNE 1999 – REVISED MAY 2001

#### **APPLICATION INFORMATION**





Figure 29. Typical TPA0162 Application Circuit

#### selection of components

Figure 30 and Figure 31 are schematic diagrams of typical notebook computer application circuits.



#### **APPLICATION INFORMATION**




NOTE A: A 0.1- $\mu$ F ceramic capacitor should be placed as close as possible to the IC. For filtering lower-frequency noise signals, a larger electrolytic capacitor of 10  $\mu$ F or greater should be placed near the audio power amplifier.

Figure 30. Typical TPA0162 Application Circuit Using Single-Ended Inputs and Input MUX



SLOS249D – JUNE 1999 – REVISED MAY 2001

#### **APPLICATION INFORMATION**



NOTE A: A  $0.1-\mu F$  ceramic capacitor should be placed as close as possible to the IC. For filtering lower-frequency noise signals, a larger electrolytic capacitor of 10  $\mu F$  or greater should be placed near the audio power amplifier.

Figure 31. Typical TPA0162 Application Circuit Using Differential Inputs

