

128K x 8 LOW POWER and LOW Vcc CMOS STATIC RAM

JANUARY 2001

FEATURES

- · Access times of 45, 55, and 70 ns
- Low active power: 60 mW (typical)
- Low standby power: 15 μW (typical) CMOS standby
- Low data retention voltage: 2V (min.)
- Ultra Low Power
- Output Enable (OE) and two Chip Enable (CE1 and CE2) inputs for ease in applications
- TTL compatible inputs and outputs
- Single 2.5V to 3.3V
- Industrial temperature available
- Available in 32-pin TSOP (Type I), 32-pin STSOP, and 450-mil SOP

DESCRIPTION


The ISSI IS62LV1024LL is a low power and low Vcc,131,072-word by 8-bit CMOS static RAM. It is fabricated using ISSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When CE1 is HIGH or CE2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced by using CMOS input levels.

Easy memory expansion is provided by using two Chip Enable inputs, CE1 and CE2. The active LOW Write Enable (WE) controls both writing and reading of the memory.

The IS62LV1024LL is available in 32-pin TSOP (Type I), STSOP (8 x 13.4mm), and 450-mil plastic SOP (525-mil pin to pin) packages.

FUNCTIONAL BLOCK DIAGRAM




This document contISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.




PIN CONFIGURATION

32-Pin SOP (Q)



PIN CONFIGURATION

32-Pin TSOP (Type I) (T) and STSOP (Type 1) (H)



PIN DESCRIPTIONS

A0-A16	Address Inputs
CE1	Chip Enable 1 Input
CE2	Chip Enable 2 Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Input/Output
NC	No Connection
Vcc	Power
GND	Ground

OPERATING RANGE

Range	Ambient Temperature	Speed	Vcc
Commercial	0°C to +70°C	-45 ns	2.85V to 3.15V
		-55 ns	2.5V to 3.3V
		-70 ns	2.5V to 3.3V
Industrial	-40°C to +85°C		2.5V to 3.3V



TRUTH TABLE

Mode	WE	CE1	CE2	ŌĒ	I/O Operation	Vcc Current
Not Selected	Χ	Н	Χ	Χ	High-Z	ISB1, ISB2
(Power-down)	Χ	Χ	L	Χ	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	Н	High-Z	Icc
Read	Н	L	Н	L	Dout	Icc
Write	L	L	Н	Χ	Din	Icc

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc + 0.5	V
Vcc	Vcc related to GND	-0.3 to +3.6	V
TBIAS	Temperature Under Bias	-40 to +85	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	0.7	W

Notes:

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	6	pF
Соит	Output Capacitance	Vout = 0V	8	pF

Notes:

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{CC} = 3.0V$.



DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min., Iон = −1.0 mA	2.2	_	V
Vol	Output LOW Voltage	Vcc = Min., IoL = 2.1 mA	_	0.4	V
VIH	Input HIGH Voltage		2.0	Vcc + 0.2	V
VIL	Input LOW Voltage(1)		-0.2	0.4	V
ILI	Input Leakage	GND ≤ Vin ≤ Vcc	-1	1	μΑ
ILO	Output Leakage	GND ≤ Vout ≤ Vcc	-1	1	μΑ

Notes

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-4	.5	-5	5	-7	0	•
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Icc	Vcc Dynamic Operating Supply Current	$Vcc = Max., \overline{CE} = Vil$ Iout = 0 mA, f = fmax	Com. Ind.	_	35 40	_	30 35	_	25 30	mA
ISB1	TTL Standby Current (TTL Inputs)	$\begin{aligned} &\text{Vcc} = \text{Max.,} \\ &\text{Vin} = \text{ViH or Vil.,} \ \overline{\text{CE1}} \geq \text{Vol.,} \\ &\text{or CE2} \leq \text{Vil.,} \ \text{f} = 0 \end{aligned}$	Com. V _{IH} Ind.		0.4 1	_	0.4 1		0.4 1	mA
ISB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:control_control} \begin{split} & \frac{V\text{cc} = \text{Max., f} = 0}{\text{CE1}} \geq \text{Vcc} - 0.2\text{V,} \\ & \text{CE2} \leq 0.2\text{V,} \\ & \text{or Vin} \geq \text{Vcc} - 0.2\text{V, Vin} \end{split}$	Com. Ind. ≤ 0.2V	_	8 10	_	8 10	_	8 10	μА

Note:

^{1.} $V_{IL} = -3.0V$ for pulse width less than 10 ns.

^{1.} At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.



READ CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)

		-4	5	-5	5	-7	0	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	45	_	55	_	70	_	ns
taa	Address Access Time	_	45	_	55	_	70	ns
t oha	Output Hold Time	10	_	10	_	10	_	ns
t _{ACE1}	CE1 Access Time	_	45	_	55	_	70	ns
tACE2	CE2 Access Time	_	45	_	55	_	70	ns
tdoe	OE Access Time	_	20	_	25	_	35	ns
tlzoe ⁽²⁾	OE to Low-Z Output	0	_	5	_	5	_	ns
thzoe(2)	OE to High-Z Output	0	15	0	20	0	25	ns
tLZCE1(2)	CE1 to Low-Z Output	5	_	7	_	10	_	ns
tLZCE2(2)	CE2 to Low-Z Output	5	_	7	_	10	_	ns
thzce(2)	CE1 or CE2 to High-Z Output	0	15	0	20	0	25	ns

Notes:

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0.4V to 2.2V
Input Rise and Fall Times	5 ns
Input and Output Timing and Reference Level	1.3V
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1.




Figure 2.


^{1.} Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.3V, input pulse levels of 0.4V to 2.2V and output loading specified in Figure 1.

^{2.} Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.




AC WAVEFORMS

READ CYCLE NO. 1^(1,2)



READ CYCLE NO. 2^(1,3)



Notes:

- 1. $\overline{\text{WE}}$ is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CE1} = V_{IL}$, $CE2 = V_{IH}$.
- 3. Address is valid prior to or coincident with $\overline{\text{CE1}}$ LOW and CE2 HIGH transitions.



WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range, Standard and Low Power)


		-4!	 5	-5!	5	-70	0	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	45	_	55	_	70	_	ns
tsce1	CE1 to Write End	35	_	50	_	60	_	ns
tsce2	CE2 to Write End	35	_	50	_	60	_	ns
taw	Address Setup Time to Write End	35	_	50	_	60	_	ns
tha	Address Hold from Write End	0	_	0	_	0	_	ns
tsa	Address Setup Time	0	_	0	_	0	_	ns
tPWE1,2	WE Pulse Width	35	_	40	_	55	_	ns
tsp	Data Setup to Write End	25	_	25	_	30	_	ns
tho	Data Hold from Write End	0	_	0	_	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	15	_	20	0	25	ns
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	5	_	5	_	5		ns

Notes:

- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.3V, input pulse levels of 0.4V to 2.2V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.


AC WAVEFORMS

WRITE CYCLE NO. 1 ($\overline{CE1}$, CE2 Controlled, \overline{OE} = HIGH or LOW)^(1,2)






WRITE CYCLE NO. 2 (WE, Controlled: OE is HIGH during Write Cycle)(1,2)



WRITE CYCLE NO. 3 (WE Controlled: OE is LOW during Write Cycle)(1,2)



Notes:


- 1. The internal write time is defined by the overlap of $\overline{\text{CE1}}$ LOW, CE2 HIGH and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{OE} = V_{IH}$.




DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	Max.	Unit
VDR	Vcc for Data Retention	See Data Retention Waveform		2.0	3.3	V
IDR	Data Retention Current	Vcc = 2.0V, CE1 ≥ Vcc – 0.2V	Com. Ind.	_	8 10	μ Α μ Α
tsdr	Data Retention Setup Time	See Data Retention Waveform		0		ns
t RDR	Recovery Time	See Data Retention Waveform		trc	_	ns

DATA RETENTION WAVEFORM (CE1 Controlled)



DATA RETENTION WAVEFORM (CE2 Controlled)





ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed	Speed (ns) Order Part No.Package						
45	IS62LV1024LL-45Q IS62LV1024LL-45T IS62LV1024LL-45H	450-mil Plastic SOP TSOP, Type I STSOP, Type I					
55	IS62LV1024LL-55Q IS62LV1024LL-55T IS62LV1024LL-55H	450-mil Plastic SOP TSOP, Type I STSOP, Type I					
70	IS62LV1024LL-70Q IS62LV1024LL-70T IS62LV1024LL-70H	450-mil Plastic SOP TSOP, Type I STSOP, Type I					

Industrial Range: -40°C to +85°C

Speed (ns) Order Part No.		Package
45	IS62LV1024LL-45QI IS62LV1024LL-45TI IS62LV1024LL-45HI	450-mil Plastic SOP TSOP, Type I STSOP, Type I
55	IS62LV1024LL-55QI IS62LV1024LL-55TI IS62LV1024LL-55HI	450-mil Plastic SOP TSOP, Type I STSOP, Type I
70	IS62LV1024LL-70QI IS62LV1024LL-70TI IS62LV1024LL-70HI	450-mil Plastic SOP TSOP, Type I STSOP, Type I



Integrated Silicon Solution, Inc.

2231 Lawson Lane Santa Clara, CA 95054 Tel: 1-800-379-4774

Fax: (408) 588-0806 E-mail: sales@issi.com www.issi.com