

MM54HC76/MM74HC76 Dual J-K Flip-Flops with Preset and Clear

General Description

These high speed (30 MHz minimum) J-K Flip-Flops utilize advanced silicon-gate CMOS technology to achieve, the low power consumption and high noise immunity of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads.

Each flip-flop has independent J, K, PRESET, CLEAR, and CLOCK inputs and Q and \overline{Q} outputs. These devices are edge sensitive to the clock input and change state on the negative going transition of the clock pulse. Clear and preset are independent of the clock and accomplished by a low logic level on the corresponding input.


The 54HC/74HC logic family is functionally as well as pinout compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to $V_{\rm CC}$ and ground.

Features

- Typical propagation delay: 16 ns
- Wide operating voltage range
- Low input current: 1 µA maximum
- Low quiescent current: 40 µA maximum (74HC Series)
- High output drive: 10 LS-TTL loads

Connection and Logic Diagrams


Truth Table




Inputs					Outputs	
PR	CLR	CLK	J	L	Q	Q
L	Н	X	Χ	Χ	Н	L
Н	L	X	Χ	X	L	Н
L	L	X	Χ	Χ	L*	L*
Н	Н	\downarrow	L	L	Q0	$\overline{Q}0$
Н	Н	\downarrow	Н	L	Н	L
Н	Н	\downarrow	L	Н	L	Н
н	Н	\downarrow	Н	Н	TOGGLE	
Н	Н	Н	Χ	Χ	Q0	$\overline{Q}0$

^{*}This is an unstable condition, and is not guaranteed

Order Number MM54HC76 or MM74HC76







Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5 to $+7.0$ V
DC Input Voltage (V _{IN})	-1.5 to $V_{\rm CC}$ $+$ $1.5V$
DC Output Voltage (V _{OUT})	-0.5 to $V_{\hbox{\footnotesize CC}}$ $+$ $0.5 V$
Clamp Diode Current (I _{IK} , I _{OK})	\pm 20 mA
DC Output Current, per pin (IOUT)	\pm 25 mA
DC V _{CC} or GND Current, per pin (I _{CC})	\pm 50 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C
D D: : :: (D)	

 Power Dissipation (PD)
 600 mW

 (Note 3)
 500 mW

 S.O. Package only
 500 mW

 Lead Temp. (TL) (Soldering 10 seconds)
 260°C

Operating Conditions							
	Min	Max	Units				
Supply Voltage (V _{CC})	2	6	V				
DC Input or Output Voltage (V_{IN}, V_{OUT})	0	V_{CC}	V				
Operating Temp. Range (T _A)							
MM74HC	-40	+85	°C				
MM54HC	-55	+125	°C				
Input Rise or Fall Times							
$(t_r, t_f) V_{CC} = 2.0V$		1000	ns				
$V_{CC} = 4.5V$		500	ns				
$V_{CC}=6.0V$		400	ns				

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	v _{cc}	T _A =	= 25°C	74HC T _A = -40 to 85°C	54HC T _A = -55 to 125°C	Units
				Тур		Guaranteed	Limits	
V _{IH}	Minimum High Level Input Voltage		2.0V 4.5V 6.0V		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V V V
V _{IL}	Maximum Low Level Input Voltage**		2.0V 4.5V 6.0V		0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V V
V _{OH}	Minimum High Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \mu A$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 4.0 \text{ mA}$ $ I_{OUT} \le 5.2 \text{ mA}$	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	V V
V _{OL}	Maximum Low Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \mu A$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 4.0 \text{ mA}$ $ I_{OUT} \le 5.2 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V V
I _{IN}	Maximum Input Current	V _{IN} =V _{CC} or GND	6.0V		±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V		4	40	80	μΑ

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: For a power supply of 5V \pm 10% the worst case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC}=5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

Note 2: Unless otherwise specified all voltages are referenced to ground.


^{**}V_{IL} limits are currently tested at 20% of V_{CC}. The above V_{IL} specification (30% of V_{CC}) will be implemented no later than Q1, CY'89.


Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
f_{MAX}	Maximum Operating Frequency		50	30	MHz
t _{PHL} , t _{PLH}	Maximum Propagation Delay Clock to Q or Q		16	21	ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay Clear to Q or Q		21	26	ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay Preset to Q or \overline{Q}		23	28	ns
t _{REM}	Minimum Removal Time		10	20	ns
t _s	Minimum Setup Time J or K to Clock		14	20	ns
t _H	Minimum Hold Time J or K to Clock		-3	0	ns
t _W	Minimum Pulse Width Preset, Clear or Clock		10	16	ns

AC Electrical Characteristics $C_L = 50 \text{ pF}, t_r = t_f = 6 \text{ ns}$ (unless otherwise specified)


Symbol	Parameter	Conditions	Vcc	T _A =	25°C	74HC T _A = -40 to 85°C	54HC T _A = -55 to 125°C	Units
•				Тур		Guarant	eed Limits	
f _{MAX}	Maximum Operating Frequency		2.0V 4.5V 6.0V	9 45 53	5 27 31	4 21 24	3 18 20	MHz MHz MHz
t _{PHL} , t _{PLH}	Maximum Propagation Delay Clock to Q or Q		2.0V 4.5V 6.0V	100 20 17	126 25 21	160 31 27	183 37 32	ns ns ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay Clear to Q or Q		2.0V 4.5V 6.0V	126 25 21	155 31 26	191 39 33	250 47 40	ns ns ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay, Preset to Q or Q		2.0V 4.5V 6.0V	137 27 23	165 33 28	210 41 35	240 50 40	ns ns ns
t _{REM}	Minimum Removal Time Preset or Clear to Clock		2.0V 4.5V 6.0V	55 11 9	100 20 17	125 25 21	150 30 25	ns ns ns
t _s	Minimum Setup Time J or K to Clock		2.0V 4.5V 6.0V	77 15 13	100 20 17	125 25 21	150 30 25	ns ns ns
t _H	Minimum Hold Time J or K from Clock		2.0V 4.5V 6.0V	-3 -3 -3	0 0 0	0 0 0	0 0 0	ns ns ns
t _W	Minimum, Pulse Width, Preset, Clear or Clock		2.0V 4.5V 6.0V	55 11 9	80 16 14	100 20 18	120 24 21	ns ns ns
t _{TLH} , t _{THL}	Maximum Output Rise and Fall Time		2.0V 4.5V 6.0V	30 8 7	75 15 13	95 19 16	110 22 19	ns ns ns
t _r , t _f	Maximum Input Rise and Fall Time		2.0V 4.5V 6.0V		1000 500 400	1000 500 400	1000 500 400	ns ns ns
C _{PD}	Power Dissipation Capacitance (Note 5)	(per flip-flop)		80				pF
C _{IN}	Maximum Input Capacitance			5	10	10	10	pF

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$.





Physical Dimensions inches, (millimeters) (Continued)



Order Number MM74HC76N NS Package Number N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408