

MM54HC251/MM74HC251 8-Channel TRI-STATE® Multiplexer

General Description

This 8-channel digital multiplexer with TRI-STATE outputs utilizes advanced silicon-gate CMOS technology. Along with the high noise immunity and low power consumption of standard CMOS integrated circuits, it possesses the ability to drive 10 LS-TTL loads. The large output drive capability and TRI-STATE feature make this part ideally suited for interfacing with bus lines in a bus oriented system.

This multiplexer features both true (Y) and complement (W) outputs as well as a STROBE input. The STROBE must be at a low logic level to enable this device. When the STROBE input is high, both outputs are in the high impedance state. When enabled, address information on the data select inputs determines which data input is routed to the Y and W

outputs. The 54HC/74HC logic family is speed, function, as well as pinout compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to $V_{\mbox{\footnotesize CC}}$ and ground.

Features

- Typical propagation delay Data select to Y: 26 ns
- Wide supply range: 2-6V
- Low power supply quiescent current: 80 µA maximum (74HC)
- TRI-STATE outputs for interface to bus oriented systems

Connection and Logic Diagrams

Dual-in-Line Package DATA INPUTS DATA SELECT VCC D5 W STROBE GND DATA INPUTS OUTPUTS TL/F/5328-1 Top View

Order Number MM54HC251 or MM74HC251


Truth Table

	ı	Outputs			
	Select	t	Strobe	Strobe Y	
С	В	Α	S	•	W
Х	Χ	Х	Н	Z	Z
L	L	L	L	D0	D0
L	L	Н	L	D1	D1
L	Н	L	L	D2	D2
L	Н	Н	L	D3	D3
Н	L	L	L	D4	D4
Н	L	Н	L	D5	D5
Н	Н	L	L	D6	D 6
Н	Н	Н	L	D7	D7

H = high logic level, L = logic level

X = irrelevant, Z = high impedance (off)

D0, D1 . . . D7 $\,=\,$ the level of the respective D input



Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5 to $+7.0$ V
DC Input Voltage (V _{IN})	-1.5 to $V_{\rm CC}$ $+$ $1.5V$
DC Output Voltage (V _{OUT})	-0.5 to $V_{CC} + 0.5V$
Clamp Diode Current (I _{IK} , I _{OK})	$\pm20~mA$
DC Output Current, per pin (IOUT)	\pm 25 mA
DC V _{CC} or GND Current, per pin (I _{CC})	\pm 50 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C

Power Dissipation (P_D)

(Note 3) 600 mW S.O. Package only 500 mW 260°C

Lead Temp. (T_L) (Soldering 10 seconds)

Operating Conditions								
	Min	Max	Units					
Supply Voltage (V _{CC})	2	6	V					
DC Input or Output Voltage (V_{IN}, V_{OUT})	0	V_{CC}	V					
Operating Temp. Range (T _A)								
MM74HC	-40	+85	°C					
MM54HC	-55	+125	°C					
Input Rise or Fall Times								
$(t_r, t_f) V_{CC} = 2.0V$		1000	ns					
$V_{CC} = 4.5V$		500	ns					
$V_{CC} = 6.0V$		400	ns					

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	v _{cc}	T _A = 25°C		74HC T _A = -40 to 85°C	54HC T _A = -55 to 125°C	Units
				Тур		Guaranteed	Limits	
V_{IH}	Minimum High Level Input Voltage		2.0V 4.5V 6.0V		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V V V
V _{IL}	Maximum Low Level Input Voltage**		2.0V 4.5V 6.0V		0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V V V
V _{OH}	Minimum High Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \mu A$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 4.0 \text{ mA}$ $ I_{OUT} \le 5.2 \text{ mA}$	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	V V
V _{OL}	Maximum Low Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \mu A$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 4.0 \text{ mA}$ $ I_{OUT} \le 5.2 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V V
I _{IN}	Maximum Input Current	V _{IN} =V _{CC} or GND	6.0V		±0.1	±1.0	± 1.0	μΑ
loz	Maximum TRI- STATE Leakage Current	Strobe=V _{CC} V _{OUT} =V _{CC} or GND	6.0V		±0.5	±5	±10	μΑ
Icc	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V		8.0	80	160	μΑ

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: For a power supply of 5V \pm 10% the worst case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC}=5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

^{**} V_{IL} limits are currently tested at 20% of V_{CC} . The above V_{IL} specification (30% of V_{CC}) will be implemented no later than Q1, CY'89.


AC Electrical Characteristics $v_{CC}\!=\!5\text{V},\,T_{A}\!=\!25^{\circ}\text{C},\,C_{L}\!=\!15\,\text{pF},\,t_{r}\!=\!t_{f}\!=\!6\,\text{ns}$

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t _{PHL} , t _{PLH}	Maximum Propagation Delay A, B or C to Y		26	35	ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay, A, B or C to W		27	35	ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay, Any D to Y		22	29	ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay, Any D to W		24	32	ns
t _{PZH} , t _{PZL}	Maximum Output Enable Time, W Output	$R_L = 1 k\Omega$ $C_L = 50 pF$	19	27	ns
t _{PZH} , t _{PZL}	Maximum Output Enable Time, Y Output	$R_L = 1 k\Omega$ $C_L = 50 pF$	19	26	ns
t _{PHZ} , t _{PLZ}	Maximum Output Disable Time W Output	$R_L = 1 k\Omega$ $C_L = 5 pF$	26	40	ns
t _{PHZ} , t _{PLZ}	Maximum Output Disable Time Y Output	$R_L = 1 k\Omega$ $C_L = 5 pF$	27	35	ns

AC Electrical Characteristics $C_L = 50 \text{ pF}, t_f = t_f = 6 \text{ ns}$ (unless otherwise specified)

Symbol	Parameter	Conditions	v _{cc}	T _A =25°C		74HC T _A = -40 to 85°C	54HC T _A = -55 to 125°C	Units
				Тур		Guaranteed	Limits	
t _{PHL} , t _{PLH}	Maximum Propagation Delay A, B or C to Y		2.0V 4.5V 6.0V	90 31 26	205 41 35	256 51 44	300 60 51	ns ns ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay, A, B or C to W		2.0V 4.5V 6.0V	95 32 27	205 41 35	256 51 44	300 60 51	ns ns ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay, any D to Y		2.0V 4.5V 6.0V	70 27 23	195 39 33	244 49 41	283 57 48	ns ns ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay, any D to W		2.0V 4.5V 6.0V	75 29 25	185 37 32	231 46 40	268 54 46	ns ns ns
t _{PZH} , t _{PZL}	Maximum Output Enable Time W Output	$R_L = 1 k\Omega$	2.0V 4.5V 6.0V	45 21 18	150 30 26	188 38 33	218 44 38	ns ns ns
t _{PZH} , t _{PZL}	Maximum Output Enable Time Y Output	$R_L = 1 k\Omega$	2.0V 4.5V 6.0V	45 21 18	145 29 25	181 36 31	210 42 36	ns ns ns
t _{PHZ} , t _{PLZ}	Maximum Output Disable Time W Output	$R_L = 1 k\Omega$	2.0V 4.5V 6.0V	60 29 25	220 44 37	275 55 46	319 64 54	ns ns ns
t _{PHZ} , t _{PLZ}	Maximum Output Disable Time Y Output	$R_L = 1 k\Omega$	2.0V 4.5V 6.0V	60 30 26	195 39 33	244 49 41	283 57 48	ns ns ns
t _{THL} , t _{TLH}	Maximum Output Rise and Fall Time		2.0V 4.5V 6.0V	30 8 7	75 15 13	95 19 16	110 22 19	ns ns ns
C _{PD}	Power Dissipation Capacitance (Note 5)	(per package)		110				pF
C _{IN}	Maximum Input Capacitance			5	10	10	10	pF

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} \ V_{CC^2} \ f + I_{CC} \ V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$.



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408