

# MM54HC620/MM74HC620 Inverting Octal TRI-STATE® Transceiver MM54HC623/MM74HC623 True Octal TRI-STATE Transceiver

### **General Description**

These TRI-STATE bi-directional buffers utilize advanced silicon-gate CMOS technology and are intended for two-way asynchronous communication between data buses. They have high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits possess the low power consumption and high noise immunity usually associated with CMOS circuitry, yet have speeds comparable to low power Schottky TTL circuits. These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending on the logic levels at the enable inputs. Both buses can be isolated from each other with proper logic levels at the enable inputs. When GAB is taken high and GBA is taken low, these devices store the states presently appearing at the data inputs. The 8-bit codes appearing on the two sets of buses will be indentical for the 623 option or complimentary for the 620 option.


These devices can drive up to 15 LS-TTL loads. All inputs are protected from damage due to static discharge by diodes to  $V_{\rm CC}$  and ground.

### **Features**

- Typical propagation delays: 13 ns
- Wide power supply range: 2V-6V
- Low quiescent supply current: 80 μA maximum (74HC series)
- TRI-STATE outputs for connection to system buses
- High output drive: 6 mA (minimum)

### **Connection Diagrams**

### **Dual-In-Line Package**



Order Number MM54HC623 or MM74HC623

# 

**Dual-In-Line Package** 

Top View
Order Number MM54HC620 or MM74HC620

### **Truth Table**

Enable	Inputs	Operation			
GBA	GAB				
L	L	B data to A bus	B data to A bus		
Н	Н	Ā data to B bus	A data to B bus		
Н	L	Isolation	Isolation		
L	L	$\overline{\underline{B}}$ data to A bus, $\overline{\overline{A}}$ data to B bus	B data to A bus, A data to B bus		

TRI-STATE® is a registered trademark of National Semiconductor Corporation

### Absolute Maximum Ratings (Notes 1 & 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales

Office/Distributors for availability and specifications. Supply Voltage (V<sub>CC</sub>) -0.5V to +7.0VDC Input Voltage DIR and  $\overline{G}$  pins (V\_{IN}) -1.5V to  $V_{CC}\,+1.5V$ DC Output Voltage (V<sub>IN</sub>, V<sub>OUT</sub>) -0.5 to  $V_{CC} + 0.5V$ Clamp Diode Current (ICD)  $\pm$  20 mA DC Output Current, per pin (I<sub>OUT</sub>)  $\pm\,35~\text{mA}$ 

DC V<sub>CC</sub> or GND Current, per pin (I<sub>CC</sub>) Storage Temperature Range (T<sub>STG</sub>) Power Dissipation (P<sub>D</sub>)

600 mW (Note 3) S.O. Package only

Lead Temperature (T<sub>L</sub>) (Soldering, 10 seconds) 500 mW

260°C

 $\pm\,70~mA$ 

 $-65^{\circ}\text{C}$  to  $+\,150^{\circ}\text{C}$ 

### **Operating Conditions** Max Units Supply Voltage (V<sub>CC</sub>) DC Input or Output Voltage $(V_{IN}, V_{OUT})$ 0 $V_{CC}$ ٧ Operating Temp. Range (T<sub>A</sub>) MM74HC -40+85 °C MM54HC -55+125°C Input Rise/Fall Times 1000 $(t_r, t_f) V_{CC} = 2.0V$ ns $V_{\text{CC}}\!=\!4.5V$ 500 ns $V_{CC} = 6.0V$ 400 ns

### DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> =	25°C	$74HC$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	$\begin{array}{c} \textbf{54HC} \\ \textbf{T}_{\textbf{A}} = -55^{\circ}\textbf{C} \ \textbf{to} \ + \textbf{125}^{\circ}\textbf{C} \end{array}$	Units
				Тур	Guaranteed Limits			1
V <sub>IH</sub>	Minimum High Level Input Voltage		2.0V 4.5V		1.5 3.15	1.5 3.15	1.5 3.15	V V
V <sub>IL</sub>	Maximum Low Level Input Voltage**		6.0V 2.0V 4.5V		0.5 1.35	0.5 1.35	0.5 1.35	V V V
O11	Minimum High Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20 \mu A$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.8 1.9 4.4 5.9	1.8 1.9 4.4 5.9	1.8 1.9 4.4 5.9	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 6.0 \text{ mA}$ $ I_{OUT}  \le 7.8 \text{ mA}$	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	V
V <sub>OL</sub>	Maximum Low Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20 \mu A$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 6.0 \text{ mA}$ $ I_{OUT}  \le 7.8 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V
I <sub>IN</sub>	Input Leakage Current (G and DIR)	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0V		±0.1	± 1.0	± 1.0	μΑ
loz	Maximum TRI-STATE Output Leakage Current	$V_{OUT} = V_{CC}$ or GND Enable $\overline{G} = V_{IH}$	6.0V		±0.5	±5.0	±10	μΑ
Icc	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V		8.0	80	160	μА

Note 1: Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power dissipation temperature derating—plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: For a power supply of 5V  $\pm$  10% the worst case output voltages ( $V_{OH}$ , and  $V_{OL}$ ) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC} = 5.5$ V and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage current ( $I_{IN}$ ,  $I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage and so the 6.0V values should be used.

<sup>\*\*</sup>V<sub>IL</sub> limits are currently tested at 20% of V<sub>CC</sub>. The above V<sub>IL</sub> specification (30% of V<sub>CC</sub>) will be implemented no later than Q1, CY'89.


## AC Electrical Characteristics $V_{CC}=5V,\,T_A=25^{\circ}C,\,t_f=t_f=6\,ns$

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay	$C_L = 45  pF$		15	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum Output Enable Time	$R_L = 1 \text{ k}\Omega$ $C_L = 45 \text{ pF}$		31	ns
$t_{PHZ}$ , $t_{PLZ}$	Maximum Output Disable Time	$R_L = 1 k\Omega$ $C_L = 5 pF$		18	ns


# $\textbf{AC Electrical Characteristics} \ \ V_{CC} = \text{2.0V to 6.0V}, \ C_L = \text{50 pF}, \ t_r = t_f = \text{6 ns unless otherwise specified}$

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> =	25°C	74HC T <sub>A</sub> = -40°C to +85°C	54HC T <sub>A</sub> = -55°C to + 125°C	Units
	Typ Guarantee		Guaranteed	Limits				
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay	$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	2.0V 2.0V		85 105	105 130	130 160	ns ns
		$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	4.5V 4.5V		17 21	21 26	26 32	ns ns
		C <sub>L</sub> = 50 pF C <sub>L</sub> = 150 pF	6.0V 6.0V		14 18	18 22	22 27	ns ns
	Maximum Output Enable	$R_L = 1 \text{ k}\Omega$ $C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	2.0V 2.0V		170 195	215 245	255 295	ns ns
		$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	4.5V 4.5V		34 39	43 49	51 59	ns ns
		$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	6.0V 6.0V		29 33	37 42	43 50	ns ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Output Disable Time	$R_L = 1 \text{ k}\Omega$ $C_L = 50 \text{ pF}$	2.0V 4.5V 6.0V		130 26 22	165 33 28	195 39 33	ns ns ns
t <sub>THL</sub> ,	Output Rise and Fall Time	C <sub>L</sub> = 50 pF	2.0V 4.5V 6.0V		60 12 10	75 15 13	90 18 15	ns ns ns
C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)	GBA, GAB=V <sub>IL</sub> GBA=V <sub>IH</sub> , GAB=V <sub>IL</sub>		120 12				pF pF
C <sub>IN</sub>	Maximum Input Capacitance			5	10	10	10	pF
C <sub>IN/OUT</sub>	Maximum Input/Output Capacitance, A or B			15	20	20	20	pF

Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC} \ V_{CC}$ .



Ceramic Dual-In-Line Package (J) Order Number MM54HC620, MM54HC623, MM74HC620 or MM74HC623 NS Package Number J20A



Molded Dual-In-Line Package (N) Order Number MM54HC620, MM54HC623, MM74HC620 or MM74HC623 NS Package Number N20A

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tei: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor

Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor

Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408