MM74HC160 Synchronous **Decade Counter with Asynchronous Clear** MM54HC161/MM74HC161 Synchronous **Binary Counter with Asynchronous Clear** MM54HC162/MM74HC162 Synchronous **Decade Counter with Synchronous Clear** MM54HC163/MM74HC163 Synchronous **Binary Counter with Synchronous Clear General Description**

The MM54HC160/MM74HC160, MM54HC161/ MM74HC161, MM54HC162/MM74HC162, and MM54HC163/MM74HC163 synchronous presettable counters utilize advanced silicon-gate CMOS technology and internal look-ahead carry logic for use in high speed counting applications. They offer the high noise immunity and low power consumption inherent to CMOS with speeds similar to low power Schottky TTL. The 'HC160 and the 'HC162 are 4 bit decade counters, and the 'HC161 and the 'HC163 are 4 bit binary counters. All flip-flops are clocked simultaneously on the low to high transition (positive edge) of the CLOCK input waveform.

These counters may be preset using the LOAD input. Presetting of all four flip-flops is synchronous to the rising edge of CLOCK. When LOAD is held low counting is disabled and the data on the A, B, C, and D inputs is loaded into the counter on the rising edge of CLOCK. If the load input is taken high before the positive edge of CLOCK the count operation will be unaffected.

All of these counters may be cleared by utilizing the CLEAR input. The clear function on the MM54HC162/MM74HC162 and MM54HC163/MM74HC163 counters are synchronous to the clock. That is, the counters are cleared on the positive edge of CLOCK while the clear input is held low.

The MM54HC160/MM74HC160 and MM54HC161/ MM74HC161 counters are cleared asynchronously. When the CLEAR is taken low the counter is cleared immediately regardless of the CLOCK.


Two active high enable inputs (ENP and ENT) and a RIP-PLE CARRY (RC) output are provided to enable easy cascading of counters. Both ENABLE inputs must be high to count. The ENT input also enables the RC output. When enabled, the RC outputs a positive pulse when the counter overflows. This pulse is approximately equal in duration to the high level portion of the QA output. The RC output is fed to successive cascaded stages to facilitate easy implementation of N-bit counters.

All inputs are protected from damage due to static discharge by diodes to $V_{\mbox{\footnotesize{CC}}}$ and ground.

Features

- Typical operating frequency: 40 MHz
- Typical propagation delay; clock to Q: 18 ns
- Low quiescent current: 80 µA maximum (74HC Series)
- Low input current: 1 μ A maximum
- Wide power supply range: 2-6V

Connection Diagram



TL/F/5008-1

Order Number MM54HC161/162/163 or MM74HC160/161/162/163

Truth Tables

'HC160/HC161

CLK	CLR	ENP	ENT	Load	Function
Х	L	Х	X	Х	Clear
X	Н	Н	L	Н	Count & RC disabled
X	Н	L	Н	Н	Count disabled
X	Н	L	L	Н	Count & RC disabled
↑	Н	X	Χ	L	Load
↑	Н	Н	Н	Н	Increment Counter

H = high level, L = low level $X = don't care, \uparrow = low to high transition$

'HC162/HC163

CLK	CLR	ENP	ENT	Load	Function
1	L	Х	Х	Х	Clear
Χ	Н	Н	L	Н	Count & RC disabled
Χ	Н	L	Н	Н	Count disabled
Χ	Н	L	L	Н	Count & RC disabled
1	Н	Х	Х	L	Load
<u> </u>	Н	Н	Н	Н	Increment Counter

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5 to $+7.0$ V
DC Input Voltage (V _{IN})	-1.5 to $V_{\rm CC}$ $+$ $1.5V$
DC Output Voltage (V _{OUT})	-0.5 to $V_{\hbox{\footnotesize CC}}$ $+$ $0.5 V$
Clamp Diode Current (I _{IK} , I _{OK})	\pm 20 mA
DC Output Current, per pin (IOUT)	\pm 25 mA
DC V _{CC} or GND Current, per pin (I _{CC})	\pm 50 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C
Power Discipation (P-)	

 Power Dissipation (PD)
 600 mW

 (Note 3)
 600 mW

 S.O. Package only
 500 mW

Lead Temp. (T_L) (Soldering 10 seconds) 260°C

Operating Conditions

Supply Voltage (V _{CC})	Min 2	Max 6	Units V
Supply voltage (VCC)	2	O	V
DC Input or Output Voltage (V_{IN}, V_{OUT})	0	V_{CC}	V
Operating Temp. Range (TA)			
MM74HC	-40	+85	°C
MM54HC	-55	+125	°C
Input Rise or Fall Times			
(t_r, t_f) $V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	v _{cc}	T _A = 25°C		74HC T _A = -40 to 85°C	54HC T _A = -55 to 125°C	Units
				Тур		Guaranteed	Limits	
V_{IH}	Minimum High Level		2.0V		1.5	1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
V_{IL}	Maximum Low Level		2.0V		0.5	0.5	0.5	V
	Input Voltage**		4.5V		1.35	1.35	1.35	V
			6.0V		1.8	1.8	1.8	V
V _{OH}	Minimum High Level	V _{IN} = V _{IH} or V _{IL}						
	Output Voltage	I _{OUT} ≤20 μA	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		V _{IN} = V _{IH} or V _{IL}						
		I _{OUT} ≤4.0 mA	4.5V	4.2	3.98	3.84	3.7	V
		I _{OUT} ≤5.2 mA	6.0V	5.7	5.48	5.34	5.2	V
V _{OL}	Maximum Low Level	V _{IN} =V _{IH} or V _{II}						
OL.	Output Voltage	I _{OUT} ≤20 μA	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		V _{IN} =V _{IH} or V _{IL}						
		I _{OUT} ≤4.0 mA	4.5V	0.2	0.26	0.33	0.4	V
		I _{OUT} ≤5.2 mA	6.0V	0.2	0.26	0.33	0.4	V
I _{IN}	Maximum Input Current	V _{IN} =V _{CC} or GND	6.0V		±0.1	±1.0	±1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V		8.0	80	160	μΑ

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: For a power supply of 5V \pm 10% the worst case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC}=5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

^{**}V_{IL} limits are currently tested at 20% of V_{CC}. The above V_{IL} specification (30% of V_{CC}) will be implemented no later than Q1, CY'89.

AC Electrical Characteristics $v_{CC}\!=\!5\text{V}, T_{A}\!=\!25^{\circ}\text{C}, C_{L}\!=\!15\text{ pF}, t_{r}\!=\!t_{f}\!=\!6\text{ ns}$ Symbol Parameter Conditions **Guaranteed Limit** Units Maximum Operating Frequency 43 MHz f_{MAX} Maximum Propagation Delay, Clock to RC 30 35 ns t_{PHL}, t_{PLH} Maximum Propagation Delay, Clock to Q 29 34 ns t_{PHL}, t_{PLH} Maximum Propagation Delay, ENT to RC 18 32 t_{PHL} , t_{PLH} ns Maximum Propagation Delay, Clear to Q or RC 27 38 ns t_{PHL} Minimum Removal Time, Clear to Clock 10 20 t_{REM} Minimum Set Up Time Clear, Load, 30 $t_{\text{S}} \\$ Enable or Data to Clock Minimum Hold Time, Data from Clock t_{H} 5 ns Minimum Pulse Width Clock, 16 $t_{\text{W}} \\$ Clear, or Load

AC Electrical Characteristics $C_L = 50 \ pF, \ t_r = t_f = 6 \ ns$ (unless otherwise specified)

Symbol	Parameter	Conditions	v _{cc}	T _A = 25°C		74HC T _A = -40 to 85°C	54HC T _A = -55 to 125°C	Units
				Тур		Guaranteed Limits		
f_{MAX}	Maximum Operating Frequency		2.0V 4.5V 6.0V	10 40 45	5 27 32	4 21 25	4 18 21	MHz MHz MHz
t _{PHL}	Maximum Propagation Delay, Clock to RC		2.0V 4.5V 6.0V	100 32 28	215 43 37	271 54 46	320 64 54	ns ns ns
t _{PLH}	Maximum Propagation Delay, Clock to RC		2.0V 4.5V 6.0V	88 18 15	175 35 30	220 44 37	260 52 44	ns ns ns
t _{PHL}	Maximum Propagation Delay, Clock to Q		2.0V 4.5V 6.0V	95 30 26	205 41 35	258 52 44	305 61 52	ns ns ns
t _{PLH}	Maximum Propagation Delay, Clock to Q		2.0V 4.5V 6.0V	85 17 14	170 34 29	214 43 36	253 51 43	ns ns ns
t _{PHL}	Maximum Propagation Delay, ENT to RC		2.0V 4.5V 6.0V	90 28 24	195 39 33	246 49 42	291 58 49	ns ns ns
t _{PLH}	Maximum Propagation Delay, ENT to RC		2.0V 4.5V 6.0V	80 16 14	160 32 27	202 40 34	238 48 41	ns ns ns
t _{PHL}	Maximum Propagation Delay, Clear to RC		2.0V 4.5V 6.0V	100 32 28	220 44 37	275 55 47	325 66 55	ns ns ns
t _{PHL}	Maximum Propagation Delay, Clear to Q		2.0V 4.5V 6.0V	100 32 28	210 42 36	260 52 45	315 63 54	ns ns ns
t _{REM}	Minimum Removal Time Clear to Clock		2.0V 4.5V 6.0V		125 25 21	158 32 27	186 37 32	ns ns ns
ts	Minimum Setup Time Clear or Data to Clock		2.0V 4.5V 6.0V		150 30 26	190 38 32	225 45 38	ns ns ns
ts	Minimum Setup Time Load to Clock		2.0V 4.5V 6.0V		135 27 23	170 34 29	200 41 35	ns ns ns
ts	Minimum Setup Time Enable to Clock		2.0V 4.5V 6.0V		175 35 30	220 44 37	260 52 44	ns ns ns
t _H	Minimum Hold Time Data from Clock		2.0V 4.5V 6.0V		50 10 9	63 13 11	75 15 13	ns ns ns


AC Electrical Characteristics (Continued) $C_L = 50$ pF, $t_r = t_f = 6$ ns (unless otherwise specified)

Symbol	Parameter	Conditions	v _{cc}	T _A =25°C		74HC T _A = -40 to 85°C	54HC T _A = -55 to 125°C	Units
				Тур	Typ Guaranteed Limits			
t _H	Minimum Hold Time Enable, Load or Clear to Clock		2.0V 4.5V 6.0V		0 0 0	0 0 0	0 0 0	ns ns ns
t _W	Minimum Pulse Width Clock, Clear, or Load		2.0V 4.5V 6.0V		80 16 14	100 20 17	120 24 20	ns ns ns
t _{TLH} , t _{THL}	Maximum Output Rise and Fall Time		2.0V 4.5V 6.0V	40 8 7	75 15 13	95 19 16	110 22 19	ns ns ns
t _r , t _f	Maximum Input Rise and Fall Time		2.0V 4.5V 6.0V		1000 500 400	1000 500 400	1000 500 400	ns ns ns
C _{PD}	Power Dissipation Capacitance (Note 5)	(per package)		90				pF
C _{IN}	Maximum Input Capacitance			5	10	10	10	pF


Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \ V_{CC}^2 \ f + I_{CC}$.

Logic Diagrams


MM54HC160/MM74HC160 or MM54HC162/MM74HC162




TL/F/5008-2




TL/F/5008-3





Order Number MM54HC160J, MM54HC161J, MM54HC162J, MM54HC163J, MM74HC160J, MM74HC161J, MM74HC162J, MM74HC163J NS Package J16A



Order Number MM74HC160N, MM74HC161N, MM74HC162N, MM74HC163N NS Package N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408