

64K × 8 ELECTRICALLY ERASABLE EPROM


GENERAL DESCRIPTION

The W27E512 is a high speed, low power Electrically Erasable and Programmable Read Only Memory organized as 65536×8 bits that operates on a single 5 volt power supply. The W27E512 provides an electrical chip erase function.

FEATURES


- High speed access time: 45/55/70/90/120/150 nS (max.)
- Read operating current: 30 mA (max.)
- Erase/Programming operating current 30 mA (max.)
- Standby current: 1 mA (max.)
- Single 5V power supply

PIN CONFIGURATIONS



- +14V erase/+12V programming voltage
- Fully static operation
- All inputs and outputs directly TTL/CMOS compatible
- Three-state outputs
- Available packages: 28-pin 600 mil DIP, 330 mil SOP, TSOP and 32-pin PLCC

BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0-A15	Address Inputs
Q0-Q7	Data Inputs/Outputs
CE	Chip Enable
OE/VPP	Output Enable, Program/Erase Supply Voltage
Vcc	Power Supply
GND	Ground
NC	No Connection

Publication Release Date: November 1999



FUNCTIONAL DESCRIPTION

Read Mode

Like conventional UVEPROMs, the W27E512 has two control functions, both of which produce data at the outputs. $\overline{\text{CE}}$ is for power control and chip select. $\overline{\text{OE}}/\text{VPP}$ controls the output buffer to gate data to the output pins. When addresses are stable, the address access time (TACC) is equal to the delay from $\overline{\text{CE}}$ to output (TCE), and data are available at the outputs TOE after the falling edge of $\overline{\text{OE}}/\text{VPP}$, if TACC and TCE timings are met.

Erase Mode

The erase operation is the only way to change data from "0" to "1." Unlike conventional UVEPROMs, which use ultraviolet light to erase the contents of the entire chip (a procedure that requires up to half an hour), the W27E512 uses electrical erasure. Generally, the chip can be erased within 100 mS by using an EPROM writer with a special erase algorithm.

Erase mode is entered when $\overline{\text{OE}}/\text{VPP}$ is raised to VPE (14V), Vcc = VcE (5V), A9 = VPE (14V), A0 low, and all other address pins low and data input pins high. Pulsing $\overline{\text{CE}}$ low starts the erase operation.

Erase Verify Mode

After an erase operation, all of the bytes in the chip must be verified to check whether they have been successfully erased to "1" or not. The erase verify mode ensures a substantial erase margin if VCC = VCE (3.75V), \overline{CE} low, and \overline{OE}/VPP low.

Program Mode

Programming is performed exactly as it is in conventional UVEPROMs, and programming is the only way to change cell data from "1" to "0." The program mode is entered when $\overline{\text{OE}}/\text{VPP}$ is raised to VPP (12V), VCC = VCP (5V), the address pins equal the desired addresses, and the input pins equal the desired inputs. Pulsing $\overline{\text{CE}}$ low starts the programming operation.

Program Verify Mode

All of the bytes in the chip must be verified to check whether they have been successfully programmed with the desired data or not. Hence, after each byte is programmed, a program verify operation should be performed. The program verify mode automatically ensures a substantial program margin. This mode will be entered after the program operation if \overline{OE}/VPP low and \overline{CE} low.

Erase/Program Inhibit

Erase or program inhibit mode allows parallel erasing or programming of multiple chips with different data. When \overline{CE} high, erasing or programming of non-target chips is inhibited, so that except for the \overline{CE} and \overline{OE}/VPP pins, the W27E512 may have common inputs.



Standby Mode

The standby mode significantly reduces VCC current. This mode is entered when \overline{CE} high. In standby mode, all outputs are in a high impedance state, independent of \overline{OE} /VPP.

Two-line Output Control

Since EPROMs are often used in large memory arrays, the W27E512 provides two control inputs for multiple memory connections. Two-line control provides for lowest possible memory power dissipation and ensures that data bus contention will not occur.

System Considerations

An EPROM's power switching characteristics require careful device decoupling. System designers are interested in three supply current issues: standby current levels (ISB), active current levels (ICC), and transient current peaks produced by the falling and rising edges of $\overline{\text{CE}}$. Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 μ F ceramic capacitor connected between its VCC and GND. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every eight devices, a 4.7 μ F electrolytic capacitor should be placed at the array's power supply connection between VCC and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

TABLE OF OPERATING MODES

(VPP = 12V, VPE = 14V, VHH = 12V, VCP = 5V, VCE = 5V, X = VIH or VIL)

MODE			PINS			
	CE	OE/Vpp	A0	A9	Vcc	OUTPUTS
Read	VIL	VIL	Х	Х	Vcc	Dout
Output Disable	VIL	VIH	Х	Х	Vcc	High Z
Standby (TTL)	VIH	Х	Х	Х	Vcc	High Z
Standby (CMOS)	Vcc ±0.3V	Х	Х	Х	Vcc	High Z
Program	VIL	VPP	Х	Х	VCP	DIN
Program Verify	VIL	VIL	Х	Х	Vcc	Dout
Program Inhibit	VIH	VPP	Х	Х	VCP	High Z
Erase	VIL	VPE	VIL	VPE	VCE	DIH
Erase Verify	VIL	VIL	Х	Х	3.75	Dout
Erase Inhibit	VIH	VPE	Х	Х	VCE	High Z
Product Identifier-manufacturer	VIL	VIL	VIL	Vнн	Vcc	DA (Hex)
Product Identifier-device	VIL	VIL	VIH	VHH	Vcc	08 (Hex)



DC CHARACTERISTICS

Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Ambient Temperature with Power Applied	-55 to +125	°C
Storage Temperature	-65 to +125	°C
Voltage on all Pins with Respect to Ground Except OE/VPP, A9 and VCC Pins	-0.5 to Vcc +0.5	V
Voltage on OE/VPP Pin with Respect to Ground	-0.5 to +14.5	V
Voltage on A9 Pin with Respect to Ground	-0.5 to +14.5	V
Voltage VCC Pin with Respect to Ground	-0.5 to +7	V

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

DC Erase Characteristics

 $(TA = 25^{\circ} C \pm 5^{\circ} C, Vcc = 5.0V \pm 10\%)$

PARAMETER	SYM. CONDITIONS			LIMITS	3	UNIT
			MIN.	TYP.	MAX.	
Input Load Current	J LI	VIN = VIL or VIH	-10	-	10	μΑ
Vcc Erase Current	ICP	CE = VIL, OE/VPP = VPE	-	-	30	mA
VPP Erase Current	IPP	CE = VIL, OE/VPP = VPE	-	-	30	mA
Input Low Voltage	VIL	-	-0.3	-	0.8	V
Input High Voltage	VIH	-	2.4	-	5.5	V
Output Low Voltage (Verify)	Vol	IOL = 2.1 mA	-	-	0.45	V
Output High Voltage (Verify)	Voh	IOH = -0.4 mA	2.4	-	1	-
A9 Erase Voltage	VID	•	13.25	14	14.25	V
VPP Erase Voltage	VPE	-	13.25	14	14.25	V
Vcc Supply Voltage (Erase)	VCE	-	4.5	5.0	5.5	V
Vcc Supply Voltage (Erase Verify)	VCE	-	3.5	3.75	4.0	V

Note: Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.



CAPACITANCE

(Vcc = 5V, Ta = 25° C, f = 1 MHz)


PARAMETER	SYMBOL	CONDITIONS	MAX.	UNIT
Input Capacitance	CIN	VIN = 0V	6	pF
Output Capacitance	COUT	Vout = 0V	12	pF

AC CHARACTERISTICS

AC Test Conditions

PARAMETER	CONDITIONS			
	45/55/70 nS	90/120/150 nS		
Input Pulse Levels	0 to 3.0V	0.45V to 2.4V		
Input Rise and Fall Times	5 nS	10 nS		
Input and Output Timing Reference Level	1.5V/1.5V	0.8V/2.0V		
Output Load	CL = 30 pF, IOH/IOL = -0.4 mA/2.1 mA	CL = 100 pF, IOH/IOL = -0.4 mA/2.1 mA		

AC Test Load and Waveforms





READ OPERATION DC CHARACTERISTICS

(Vcc = 5.0V $\pm 10\%$, TA = 0 to 70° C)

PARAMETER	SYM.	CONDITIONS		LIMITS	3	UNIT
			MIN.	TYP.	MAX.	
Input Load Current	ILI	VIN = 0V to VCC	-5	-	5	μΑ
Output Leakage Current	llo	Vout = 0V to Vcc	-10	-	10	μΑ
Standby Vcc Current (TTL input)	ISB	CE = VIH	-	-	1.0	mA
Standby VCC Current (CMOS input)	SB1	CE = Vcc ±0.2V	-	5	100	μΑ
Vcc Operating Current	Icc	CE = VIL IOUT = 0 mA f = 5 MHz	-	-	30	mA
Input Low Voltage	VIL	-	-0.3	-	0.8	٧
Input High Voltage	VIH	-	2.0	-	Vcc +0.5	V
Output Low Voltage	VOL	IOL = 2.1 mA	-	-	0.45	V
Output High Voltage	Voн	IOH = -0.4 mA	2.4	-	-	V

READ OPERATION AC CHARACTERISTICS

(Vcc = 5.0V $\pm 10\%$, TA = 0 to 70° C)

PARAMETER	SYM.	W27E	512-45	W27E	512-55	W27E	512-70	W27E	512-90	W27E	512-12	W27E	512-15	UNIT
		MIN.	MAX.											
Read Cycle Time	TRC	45	-	55	-	70	-	90	-	120	-	150	-	nS
Chip Enable Access Time	TCE	-	45	-	55	-	70	-	90	-	120	-	150	nS
Address Access Time	TACC	-	45	-	55	-	70	-	90	-	120	-	150	nS
Output Enable Access Time	TOE	-	20	-	25	-	30	-	40	-	55	-	60	nS
OE /VPP High to High-Z Output	TDF	-	20	-	20	-	30	-	30	-	30	-	50	nS
Output Hold from Address Change	ТОН	0	-	0	-	0	-	0	-	0	-	0	-	nS

Note: Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.



DC PROGRAMMING CHARACTERISTICS

 $(Vcc = 5.0V \pm 10\%, TA = 25^{\circ} C \pm 5^{\circ} C)$

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	ILI	VIN = VIL or VIH	-10	-	10	μΑ
Vcc Program Current	ICP	CE = VIL, OE /VPP = VPP	-	-	30	mA
VPP Program Current	IPP	CE = VIL, OE /VPP = VPP	-	-	30	mA
Input Low Voltage	VIL	-	-0.3	-	0.8	V
Input High Voltage	VIH	-	2.4	-	5.5	V
Output Low Voltage (Verify)	Vol	IoL = 2.1 mA	-	-	0.45	V
Output High Voltage (Verify)	Vон	Iон = -0.4 mA	2.4	-	-	V
A9 Silicon I.D. Voltage	VID	-	11.5	12.0	12.5	V
VPP Program Voltage	VPP	-	11.75	12.0	12.25	V
Vcc Supply Voltage (Program)	Vcp	-	4.5	5.0	5.5	V

AC PROGRAMMING/ERASE CHARACTERISTICS

(Vcc = $5.0V \pm 10\%$, TA = $25^{\circ} C \pm 5^{\circ} C$)

PARAMETER	SYM.		LIMITS		UNIT
		MIN.	TYP.	MAX.	
OE /VPP Pulse Rise Time	TPRT	50	-	-	nS
Data Setup Time	Tos	2.0	-	-	μS
CE Program Pulse Width	TPWP	95	100	105	μS
CE Erase Pulse Width	TPWE	95	100	105	mS
Data Hold Time	TDH	2.0	-	-	μS
OE /VPP Setup Time	Toes	2.0	-	-	μS
OE /VPP Hold Time	Тоен	2.0	-	-	μS
Data Valid from CE	T _D V1	25	-	1	μS
Data Valid from Address Change	TDV2	25	-	1	μS
CE High to Output High Z	TDFP	0	-	130	nS
Address Setup Time	Tas	2.0	-	-	μS
Address Hold Time	Тан	0	-	-	μS
Address Hold Time after CE High (Erase)	TAHC	2.0	-	-	μS
OE /VPP Valid after CE High	Tvs	2.0	-	-	μS
OE /VPP Recovery Time	Tvr	2.0	-	-	μS
Address Access Time during Erase Verify (Vcc = 3.75V)	TACV	-	-	250	nS
Output Enable Access Time during Erase Verify (Vcc = 3.75V)	TOEV	-	-	150	nS


Note: Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.

Publication Release Date: November 1999




TIMING WAVEFORMS

AC Read Waveform




Erase Waveform






Timing Waveforms, continued

Programming Waveform






SMART PROGRAMMING ALGORITHM 1






SMART PROGRAMMING ALGORITHM 2





SMART ERASE ALGORITHM





ORDERING INFORMATION

PART NO.	ACCESS TIME (nS)	OPERATING CURRENT MAX. (mA)	STANDBY CURRENT MAX. (μA)	PACKAGE
W27E512-45	45	30	100	600 mil DIP
W27E512-55	55	30	100	600 mil DIP
W27E512-70	70	30	100	600 mil DIP
W27E512-90	90	30	100	600 mil DIP
W27E512-12	120	30	100	600 mil DIP
W27E512-15	150	30	100	600 mil DIP
W27E512S-45	45	30	100	300 mil SOP
W27E512S-55	55	30	100	300 mil SOP
W27E512S-70	70	30	100	300 mil SOP
W27E512S-90	90	30	100	300 mil SOP
W27E512S-12	120	30	100	300 mil SOP
W27E512S-15	150	30	100	300 mil SOP
W27E512Q-45	45	30	100	28-pin TSOP
W27E512Q-55	55	30	100	28-pin TSOP
W27E512Q-70	70	30	100	28-pin TSOP
W27E512Q-90	90	30	100	28-pin TSOP
W27E512Q-12	120	30	100	28-pin TSOP
W27E512Q-15	150	30	100	28-pin TSOP
W27E512P-45	45	30	100	32-pin PLCC
W27E512P-55	55	30	100	32-pin PLCC
W27E512P-70	70	30	100	32-pin PLCC
W27E512P-90	90	30	100	32-pin PLCC
W27E512P-12	120	30	100	32-pin PLCC
W27E512P-15	150	30	100	32-pin PLCC

Notes:


^{1.} Winbond reserves the right to make changes to its products without prior notice.

^{2.} Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.




PACKAGE DIMENSIONS

28-pin P-DIP




28-pin SO Wide Body






Package Dimensions, continued

28-pin Standard Type One TSOP









VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A6	Apr. 1997	1, 13, 14	Add SOP package
A7	Feb. 1998	1, 2, 3, 5, 6, 13	Add 45/55 nS bining
A8	Nov. 1999	2, 3	Modify function description (VIL and VIH):
			$VIL \rightarrow Low. VIH \rightarrow High.$
		4	Modify A9 and VPP Erase Voltage (VID and VPP):
			from 13.75V (min) to 13.25V (min)
		6	Modify VCC description



Headquarters

neadquarters
No. 4, Creation Rd. III,
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5796096
http://www.winbond.com.tw/
Voice & Fax-on-demand: 886-2-7197006

Taipei Office

Taipei, Taiwan Taipei, Taiwan TEL: 886-2-7190505 FAX: 886-2-7197502

Winbond Electronics (H.K.) Ltd. Rm. 803, World Trade Square, Tower II, 123 Hoi Bun Rd., Kwun Tong, Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Winbond Electronics North America Corp. Winbond Memory Lab. Winbond Microelectronics Corp. Winbond Systems Lab. 2727 N. First Street, San Jose, CA 95134, U.S.A. TEL: 408-9436666 FAX: 408-5441798

Note: All data and specifications are subject to change without notice.