


NDP603AL / NDB603AL N-Channel Logic Level Enhancement Mode Field Effect Transistor

General Description

These N-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications such as DC/DC converters and high efficiency switching circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- $\qquad \qquad \textbf{25A, 30V.} \; \mathsf{R}_{\mathsf{DS}(\mathsf{ON})} = \textbf{0.022} \Omega \; @ \; \; \mathsf{V}_{\mathsf{GS}} \texttt{=} \texttt{10V}.$
- Critical DC electrical parameters specified at elevated temperature.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- High density cell design for extremely low R_{DS(ON)}.
- 175°C maximum junction temperature rating.




Absolute Maximum Ratings $T_c = 25^{\circ}\text{C}$ unless otherwise noted

| rain-Source Voltage ate-Source Voltage - Continuous rain Current - Continuous - Pulsed otal Power Dissipation @ T _C = 25°C | ± 25 | 30 20 (Note 1) | V V A |
|---------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| rain Current - Continuous - Pulsed | 25 1 | (Note 1) | |
| - Pulsed | 1 | | A |
| | | 100 | |
| otal Power Dissipation @ T _c = 25°C | | | |
| | • | 50 | W |
| Derate above 25°C | (| 0.4 | W/°C |
| perating and Storage Temperature Range | -65 to 175 | | °C |
| aximum lead temperature for soldering purposes, 8" from case for 5 seconds | 2 | 275 | °C |
| HARACTERISTICS | | | |
| nermal Resistance, Junction-to-Case | 2 | °C/W | |
| nermal Resistance, Junction-to-Ambient | 6 | 52.5 | °C/W |
| a B H | erating and Storage Temperature Range ximum lead temperature for soldering purposes, "from case for 5 seconds IARACTERISTICS ermal Resistance, Junction-to-Case | erating and Storage Temperature Range -65 ximum lead temperature for soldering purposes, " from case for 5 seconds IARACTERISTICS ermal Resistance, Junction-to-Case | erating and Storage Temperature Range -65 to 175 ximum lead temperature for soldering purposes, "from case for 5 seconds IARACTERISTICS ermal Resistance, Junction-to-Case 2.5 |

| Symbol | Parameter | Conditions | | Min | Тур | Max | Units |
|-----------------------|-----------------------------------------------|------------------------------------------------------------------------|------------------------|-----|-------|-------|-------|
| DRAIN-SO | DURCE AVALANCHE RATINGS (Note 2) | <u>.</u> | | | | • | • |
| W _{DSS} | Single Pulse Drain-Source Avalanche Energy | $V_{DD} = 15 \text{ V}, I_{D} = 25 \text{ A}$ | | | | 100 | mJ |
| I _{AR} | Maximum Drain-Source Avalanche Currer | nt | | | | 25 | Α |
| OFF CHA | RACTERISTICS | | | | | | |
| BV _{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$ | | 30 | | | V |
| I _{DSS} | Zero Gate Voltage Drain Current | $V_{DS} = 24 \text{ V}, \ V_{GS} = 0 \text{ V}$ | | | | 10 | μA |
| I _{GSSF} | Gate - Body Leakage, Forward | V _{GS} = 20 V, V _{DS} = 0 V | | | | 100 | nA |
| I _{GSSR} | Gate - Body Leakage, Reverse | $V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$ | | | | -100 | nA |
| ON CHAF | RACTERISTICS (Note 2) | | | | | · | |
| V _{GS(th)} | Gate Threshold Voltage | $V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$ | | 1.1 | 1.5 | 3 | V |
| | | | T _J = 125°C | 0.7 | 1.1 | 2.2 | |
| | | $V_{DS} = V_{GS}$, $I_D = 10 \text{ mA}$ | | 1.4 | 1.85 | 3 | |
| | | 50 00 5 | T _J = 125°C | 1 | 1.5 | 2.2 | 1 |
| R _{DS(ON)} | Static Drain-Source On-Resistance | $V_{GS} = 10 \text{ V}, \ I_D = 25 \text{ A}$ | • | | 0.019 | 0.022 | Ω |
| | | | T _J = 125°C | | 0.028 | 0.045 | |
| | | $V_{GS} = 4.5 \text{ V}, I_{D} = 10 \text{ A}$ | | | 0.031 | 0.04 | |
| I _{D(on)} | On-State Drain Current | V _{GS} = 10 V, V _{DS} = 10 V | | 60 | | | Α |
| | | $V_{GS} = 4.5 \text{ V}, V_{DS} = 10 \text{ V}$ | | 15 | | | |
| g _{FS} | Forward Transconductance | $V_{DS} = 10 \text{ V}, I_{D} = 25 \text{ A}$ | | | 18 | | S |
| DYNAMIC | CHARACTERISTICS | | | | | | |
| C _{iss} | Input Capacitance | $V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz | | | 1100 | | pF |
| C _{oss} | Output Capacitance | | | | 540 | | pF |
| C _{rss} | Reverse Transfer Capacitance | | | | 175 | | pF |
| SWITCHII | NG CHARACTERISTICS (Note 2) | | | | | | |
| t _{D(on)} | Turn - On Delay Time | $V_{DD} = 15 \text{ V}, I_{D} = 25 \text{ A},$ | | | 15 | 30 | ns |
| t, | Turn - On Rise Time | $V_{GS} = 10 \text{ V}, R_{GEN} = 24 \Omega$ | | | 70 | 110 | ns |
| $\mathbf{t}_{D(off)}$ | Turn - Off Delay Time | | | | 90 | 150 | ns |
| t, | Turn - Off Fall Time | | | | 80 | 130 | ns |
| Q_g | Total Gate Charge | $V_{DS} = 10 \text{ V},$ $I_{D} = 25 \text{ A}, V_{GS} = 10 \text{ V}$ | | | 28 | 40 | nC |
| Q_{gs} | Gate-Source Charge | | | | 5 | 7 | nC |
| Q_{gd} | Gate-Drain Charge | | | | 7 | 10 | nC |
| DRAIN-S | OURCE DIODE CHARACTERISTICS AND | MAXIMUM RATINGS | | ı | | ı | T |
| I _s | Maximum Continuous Drain-Source Diode | e Forward Current | | | | 25 | Α |
| V_{SD} | Drain-Source Diode Forward Voltage | $V_{GS} = 0 \text{ V}, I_{S} = 25 \text{ A} \text{ (Note 2)}$ | | | | 1.3 | V |

Note: 1. Maximum DC current limited by the package. 2. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%.


Typical Electrical Characteristics



SOROW, WORNALIZED ON-RESISTANCE ON-RESISTANC

Figure 1. On-Region Characteristics.

Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.







Figure 3. On-Resistance Variation with Temperature.

Figure 4. On-Resistance Variation with Drain Current and Temperature.






Figure 5. Drain Current Variation with Gate Voltage and Temperature.

Figure 6. Sub-threshold Drain Current Variation with Gate Voltage and Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Gate Threshold Variation with Temperature




Figure 8. Breakdown Voltage Variation with Temperature.




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

Typical Electrical Characteristics (continued)




Figure 13. Transconductance Variation with Drain Current and Temperature




Figure 14. Body Diode Forward Voltage
Variation with Current and Temperature




Figure 15. Maximum Safe Operating Area




Figure 16. Transient Thermal Response Curve