

# MM54HC257/MM74HC257 **Quad 2-Channel TRI-STATE® Multiplexer**

## **General Description**


This QUAD 2-TO-1 line data selector/multiplexer utilizes advanced silicon-gate CMOS technology. Along with the high noise immunity and low power dissipation of standard CMOS integrated circuits, it possesses the ability to drive up to 15 LS-TTL loads. The large output drive capability coupled with the TRI-STATE feature make this device ideal for interfacing with bus lines in a bus organized system. When the OUTPUT CONTROL input line is taken high, the outputs of all four multiplexers are sent into a high impedance state. When the OUTPUT CONTROL line is low, the SELECT input chooses whether the A or B input is used.

The 54HC/74HC logic family is speed, function, and pin-out compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{\mbox{\footnotesize CC}}$  and ground.

#### **Features**


- Typical propagation delay: 12 ns
- Wide power supply range: 2V-6V
- Low quiescent current: 80 µA maximum (74HC Series)
- TRI-STATE outputs for connection to system buses.

## **Connection and Logic Diagrams**



Top View

Order Number MM54HC257 or MM74HC257



TL/F/5329-2

### **Truth Table**

Output Control	Select	A	В	Output Y
Н	Х	х	Х	Z
L	L	L	Χ	L
L	L	Н	Χ	Н
L	Н	Х	L	L
L	Н	Х	Н	Η

H = high level, L = low level, X = irrelevant, Z = high impedance, (off)

TRI-STATE® is a registered trademark of National Semiconductor Corp.

# Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.5  to  +7.0  V
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{CC} + 1.5V$
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ to $V_{CC} + 0.5$
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	± 20 mA
DC Output Current, per pin (IOUT)	±35 mA
DC V <sub>CC</sub> or GND Current, per pin (I <sub>CC</sub> )	±70 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C
Dawer Dissipation (D.)	

Power Dissipation (P<sub>D</sub>)

600 mW (Note 3) 500 mW S.O. Package only 260°C

Lead Temp. ( $T_L$ ) (Soldering 10 seconds)

Operating Conditions								
	Min	Max	Units					
Supply Voltage (V <sub>CC</sub> )	2	6	V					
DC Input or Output Voltage (V <sub>IN</sub> , V <sub>OUT</sub> )	0	$V_{CC}$	V					
Operating Temp. Range (T <sub>A</sub> )								
MM74HC	-40	+85	°C					
MM54HC	-55	+125	°C					
Input Rise or Fall Times								
$(t_r, t_f)$ $V_{CC} = 2.0V$		1000	ns					
$V_{CC} = 4.5V$		500	ns					
$V_{CC} = 6.0V$		400	ns					

## **DC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = 25°C		74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	Units
	Typ Guarantee				Limits			
$V_{IH}$	Minimum High Level Input Voltage		2.0V 4.5V 6.0V		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V V V
V <sub>IL</sub>	Maximum Low Level Input Voltage**		2.0V 4.5V 6.0V		0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V V V
V <sub>OH</sub>	Minimum High Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20  \mu\text{A}$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 6.0 \text{ mA}$ $ I_{OUT}  \le 7.8 \text{ mA}$	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	V V
V <sub>OL</sub>	Maximum Low Level Output Voltage	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>  ≤20 μA	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 6.0 \text{ mA}$ $ I_{OUT}  \le 7.8 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V V
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0V		±0.1	±1.0	±1.0	μΑ
loz	Maximum TRI-STATE Output Leakage	V <sub>OUT</sub> =V <sub>CC</sub> or GND OC=V <sub>IH</sub>	6.0V		±0.5	±5.0	± 10	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V		8.0	80	160	μΑ

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: For a power supply of 5V ±10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub>=5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current (I<sub>IN</sub>,  $I_{\text{CC}}\text{,}$  and  $I_{\text{OZ}}\text{)}$  occur for CMOS at the higher voltage and so the 6.0V values should be used.

<sup>\*\*</sup>V<sub>IL</sub> limits are currently tested at 20% of V<sub>CC</sub>. The above V<sub>IL</sub> specification (30% of V<sub>CC</sub>) will be implemented no later than Q1, CY'89.

# AC Electrical Characteristics $v_{CC}\!=\!5V,\,T_A\!=\!25^{\circ}C,\,t_f\!=\!t_f\!=\!6$ ns

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Select to any Y Output	C <sub>L</sub> =45 pF	12	18	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, A or B to any Y Output	C <sub>L</sub> =50 pF	13	21	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum Output Enable Time, any Y Output to a Logic Level	$R_L = 1 k\Omega$ $C_L = 45 pF$	17	28	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Output Disable Time, any Y Output to a High Impedance State	$R_L = 1 k\Omega$ $C_L = 5 pF$	15	25	ns

# $\textbf{AC Electrical Characteristics} \ \ V_{CC} = 2.0 \ V \ \text{to 6.0V}, \ C_L = 50 \ \text{pF}, \ t_r = t_f = 6 \ \text{ns (unless otherwise specified)}$

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> =25°C		74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	Units
				Тур		Guaranteed		
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Select to any	$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	2.0V 2.0V	50 70	100 150	125 189	150 224	ns ns
	Y Output	$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	4.5V 4.5V	10 15	20 30	25 38	30 45	ns ns
		$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	6.0V 6.0V	9 13	17 26	21 32	25 38	ns ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, A or B to any	$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	2.0V 2.0V	50 70	100 150	125 190	150 221	ns ns
	Y Output	$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	4.5V 4.5V	10 15	20 30	29 38	30 45	ns ns
		$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	6.0V 6.0V	10 17	17 26	21 32	25 38	ns ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum Output Enable Time, any Y Output to a Logic Level	$R_L = 1 \text{ k}\Omega$ $C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	2.0V 2.0V	75 100	150 200	189 252	224 298	ns ns
		$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	4.5V 4.5V	15 20	30 40	38 50	45 60	ns ns
		$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	6.0V 6.0V	13 17	26 34	32 43	38 51	ns ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Output Disable Time, any Y Output to a High Impedance State	$R_L = 1 \text{ k}\Omega$ $C_L = 50 \text{ pF}$	2.0V 4.5V 6.0V	75 15 13	150 30 26	189 38 32	224 45 38	ns ns ns
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output Rise and Fall Time	C <sub>L</sub> =50 pF	2.0V 4.5V 6.0V		60 12 10	75 15 13	90 18 15	ns ns ns
C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)	(per mux) Enable Disabled		30 8				pF pF
C <sub>IN</sub>	Maximum Input Capacitance			5	10	10	10	pF
C <sub>OUT</sub>	Maximum Output Capacitance			10	20	20	20	pF

 $\textbf{Note 5:} \ \ C_{PD} \ \text{determines the no load dynamic power consumption, } P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}, \ \text{and the no load dynamic current consumption, } I_S = C_{PD} \ V_{CC} \ f + I_{CC}.$ 

#### Physical Dimensions inches (millimeters) 0.785 [19.94] MAX 0.220-0.310 [5.59-7.87] 0.005-0.020 TYP [0.13-0.51] 1.037 ± 0.005 TYP 0.005 [0.13] 0.290-0.320 GLASS SEALANT 0.200 [5.08] MAX TYP 0.180 MAX [4.57] 0.010 ± 0.002 [0.25 ± 0.05] TYP 0.125-0.200 TYP [3.18-5.08] 90°±4° 0.080 [2.03] MAX BOTH ENDS 0.310-0.410 [7.87-10.41] 0.018 ± 0.003 [0.46 ± 0.08] TYP J16A (REV L) 0.100 ± 0.010 [2.54 ± 0.25] Order Number MM54HC257J or MM74HC257J NS Package J16A $\frac{0.740 - 0.780}{(18.80 - 19.81)}$ 16 15 14 13 12 11 10 9 **16 15 ...** INDEX 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 IDENT PIN NO. 1 1 2 3 4 5 6 7 8 1 2 OPTION 01 4º TYP OPTIONAL 0.145 = 0.200 (3.683 = 5.080) 95° ± 5° 0.008 = 0.016 (0.203 = 0.406) TYP $\frac{0.020}{(0.508)}$ MIN 0.280 (7.112) MIN 0.125 = 0.150 (3.175 = 3.810) 0.030±0.015 (0.762±0.381) 0.014 - 0.023 (0.356 - 0.584) TYP 0.100 ± 0.010 (2.540 ± 0.254) (0.325 ±0.040 -0.015 0.050 ± 0.010 (1.270 ± 0.254) TYP N16E (REV F) (8.255 +1.016 -0.381 Order Number MM74HC257N NS Package N16E

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tei: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408