

# MM54HC109A/MM74HC109A Dual J-K Flip-Flops with Preset and Clear

### **General Description**

These J- $\overline{K}$  FLIP-FLOPS utilize advanced silicon-gate CMOS technology to achieve the low power consumption and high noise immunity of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads.


Each flip flop has independent J,  $\overline{K}$  PRESET, CLEAR and CLOCK inputs and Q and  $\overline{Q}$  outputs. These devices are edge sensitive to the clock input and change state on the positive going transition of the clock pulse. Clear and preset are independent of the clock and accomplished by a low logic level on the corresponding input.

The 54HC/74HC logic family is functionally as well as pinout compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{\rm CC}$  and ground.

### **Features**

- Typical propagation delay: 20 ns
- Wide operating voltage range: 2-6V
- Low input current: 1 µA maximum
- Low quiescent current: 40 µA maximum (74HC Series)
- Output drive capability: 10 LS-TTL loads

### **Connection Diagram**



TL/F/5306-1

Order Number MM54HC109A or MM74HC109A

### **Function Table**

	lr	Outputs				
PR	CLR	CLK	J	K	ø	Q
L	Н	Χ	Χ	Х	Н	L
Н	L	X	Χ	Χ	L	Н
L	L	Χ	Χ	Χ	H*	H*
Н	Н	1	L	L	L	Н
Н	Н	1	Н	L	TOG	GLE
Н	Н	1	L	Н	Q0	$\overline{Q}0$
Н	Н	1	Н	Н	Н	L
Н	Н	L	Χ	Χ	Q0	$\overline{Q}0$

<sup>\*</sup>This is an unstable condition, and is not guaranteed.

# Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.5 to $+7.0$ V
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{CC} + 1.5V$
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ to $V_{CC} + 0.5V$
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	$\pm$ 20 mA
DC Output Current, per pin (IOUT)	$\pm$ 25 mA
DC V <sub>CC</sub> or GND Current, per pin (I <sub>CC</sub> )	$\pm$ 50 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}\text{C to } + 150^{\circ}\text{C}$

Power Dissipation (PD)

(Note 3) 600 mW S.O. Package only 500 mW

Lead Temp. (T<sub>L</sub>) (Soldering 10 seconds) 260°C

Operating Condition	ons		
	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage $(V_{IN}, V_{OUT})$	0	$V_{CC}$	V
Operating Temp. Range (T <sub>A</sub> )			
MM74HC	-40	+85	°C
MM54HC	-55	+125	°C
Input Rise or Fall Times			
$(t_r, t_f) V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

### **DC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = 25°C		74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	Units
				Тур		Guaranteed	Limits	
$V_{IH}$	Minimum High Level Input Voltage		2.0V 4.5V		1.5 3.15	1.5 3.15	1.5 3.15	V V
			6.0V		4.2	4.2	4.2	V
$V_{IL}$	Maximum Low Level Input Voltage**		2.0V 4.5V 6.0V		0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V V V
V <sub>OH</sub>	Minimum High Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20  \mu\text{A}$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 4.0 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5V 6.0V		3.98 5.48	3.84 5.34	3.7 5.2	V V
V <sub>OL</sub>	Maximum Low Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20 \mu A$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 4.0 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5V 6.0V		0.26 0.26	0.33 0.33	0.4 0.4	V V
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0V		±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>OUT</sub> =0 μA	6.0V		4.0	40	80	μΑ

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

 $\textbf{Note 3:} \ \ Power \ Dissipation \ temperature \ derating --plastic \ "N" \ package: -12 \ mW/°C \ from \ 65°C; \ ceramic \ "J" \ package: -12 \ mW/°C \ from \ 100°C \ to \ 125°C.$ 

Note 4: For a power supply of 5V  $\pm$  10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

Note 2: Unless otherwise specified all voltages are referenced to ground.

<sup>\*\*</sup> $V_{IL}$  limits are currently tested at 20% of  $V_{CC}$ . The above  $V_{IL}$  specification (30% of  $V_{CC}$ ) will be implemented no later than Q1, CY'89.


## AC Electrical Characteristics $v_{CC}=5V$ , $T_A=25^{\circ}C$ , $C_L=15$ pF, $t_r=t_f=6$ ns

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
f <sub>MAX</sub>	Maximum Operating Frequency		50	30	MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Clock to Q or Q		16	30	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Preset or Clear to Q or $\overline{\mathbb{Q}}$		21	42	ns
t <sub>REM</sub>	Minimum Removal Time, Preset or Clear to Clock			5	ns
t <sub>S</sub>	Minimum Setup Time, J or $\overline{K}$ to Clock			20	ns
t <sub>H</sub>	Minimum Hold Time, J or $\overline{K}$ to Clock			0	ns
t <sub>W</sub>	Minimum Pulse Width: Preset, Clear or Clock		9	16	ns

## AC Electrical Characteristics $C_L = 50 \text{ pF}, t_r = t_f = 6 \text{ ns}$ (unless otherwise specified)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> =25°C		74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	Units
				Тур		Guaranteed	Limits	
f <sub>MAX</sub>	Maximum Operating Frequency		2.0V 4.5V 6.0V		5 27 31	4 21 24	4 18 20	MHz MHz MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Clock to Q or Q		2.0V 4.5V 6.0V	88 18 15	175 35 30	221 44 37	261 52 44	ns ns ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Preset or Clear to Q or Q		2.0V 4.5V 6.0V	115 23 20	230 46 39	290 58 49	343 69 58	ns ns ns
t <sub>REM</sub>	Minimum Removal Time Preset or Clear to Clock		2.0V 4.5V 6.0V		25 5 4	32 6 5	37 7 6	ns ns ns
t <sub>S</sub>	Minimum Setup Time J or K to Clock		2.0V 4.5V 6.0V		100 20 17	126 25 21	149 30 25	ns ns ns
t <sub>H</sub>	Minimum Hold Time Clock to J or K		2.0V 4.5V 6.0V		0 0 0	0 0 0	0 0 0	ns ns ns
t <sub>W</sub>	Minimum Pulse Width Clock, Preset or Clear		2.0V 4.5V 6.0V	30 9 8	80 16 14	100 20 18	120 24 20	ns ns ns
t <sub>TLH</sub> , t <sub>THL</sub>	Output Rise and Fall Time		2.0V 4.5V 6.0V	25 7 6	75 15 13	95 19 16	110 22 19	ns ns ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Time		2.0V 4.5V 6.0V		1000 500 400	1000 500 400	1000 500 400	ns ns ns
C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)	(per flip-flop)		80				pF
C <sub>IN</sub>	Maximum Input Capacitance			5	10	10	10	pF

Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC} \ V_{CC}$ .



#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tei: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408