


TPA0152 2-W STEREO AUDIO POWER AMPLIFIER WITH DIGITAL VOLUME CONTROL

SLOS246E – JUNE 1999 – REVISED MAY 2001

- Compatible With PC 99 Desktop Line-Out Into 10-k Ω Load
- Compatible With PC 99 Portable Into 8- Ω Load
- Internal Gain Control, Which Eliminates External Gain-Setting Resistors
- Digital Volume Control From 20 dB to –40 dB
- 2-W/Ch Output Power Into 3- Ω Load
- PC-Beep Input
- Depop Circuitry
- Stereo Input MUX
- Fully Differential Input
- Low Supply Current and Shutdown Current
- Surface-Mount Power Packaging
24-Pin TSSOP PowerPAD™



description

The TPA0152 is a stereo audio power amplifier in a 24-pin TSSOP thermally enhanced package capable of delivering 2 W of continuous RMS power per channel into 3- Ω loads. This device minimizes the number of external components needed, which simplifies the design and frees up board space for other features. When driving 1 W into 8- Ω speakers, the TPA0152 has less than 0.3% THD+N across its specified frequency range.

Included within this device is integrated depop circuitry that virtually eliminates transients that cause noise in the speakers.

The overall gain of the amplifier is controlled digitally by the $\overline{\text{UP}}$ and $\overline{\text{DOWN}}$ terminals. At power up, the gain is set at the lowest level which is –85 dB. It can then be adjusted to any of 31 discrete steps by pulling the voltage down at the desired pin to logic low. The gain is adjusted in the initial stage of the amplifier as opposed to the power output stage. As a result, the THD changes very little over all volume levels.

An internal input MUX allows two sets of stereo inputs to the amplifier. In notebook applications, where internal speakers are driven as BTL and the line outputs (often headphone drive) are required to be SE, the TPA0152 automatically switches into SE mode when the SE/ $\overline{\text{BTL}}$ input is activated. This effectively reduces the gain by 6 dB.

The TPA0152 consumes only 10 mA of supply current during normal operation. A shutdown mode is included that reduces the supply current to less than 150 μA .

The PowerPAD package (PWP) delivers a level of thermal performance that was previously achievable only in TO-220-type packages. Thermal impedances of approximately 35°C/W are truly realized in multilayer PCB applications. This allows the TPA0152 to operate at full power into 8- Ω loads at ambient temperatures of 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2001, Texas Instruments Incorporated


TPA0152

2-W STEREO AUDIO POWER AMPLIFIER

WITH DIGITAL VOLUME CONTROL

SLOS246E – JUNE 1999 – REVISED MAY 2001

functional block diagram



TPA0152
2-W STEREO AUDIO POWER AMPLIFIER
WITH DIGITAL VOLUME CONTROL

SLOS246E – JUNE 1999 – REVISED MAY 2001

AVAILABLE OPTIONS

| T _A | PACKAGED DEVICE |
|----------------|-----------------|
| | TSSOP† (PWP) |
| –40°C to 85°C | TPA0152PWP |

† The PWP package is available taped and reeled. To order a taped and reeled part, add the suffix R to the part number (e.g., TPA0152PWPR).

Terminal Functions

| TERMINAL NAME | NO. | I/O | DESCRIPTION |
|-----------------------------------|------------------|-----|---|
| BYPASS | 11 | | Tap to voltage divider for internal mid-supply bias generator |
| CLK | 17 | I | If a 47-nF capacitor is attached, the TPA0152 generates an internal clock. An external clock can override the internal clock input to this terminal. |
| $\overline{\text{DOWN}}$ | 3 | I | A momentary pulse on this terminal decreases the volume level by 2 dB. Holding the terminal low for a period of time will step the amplifier through the volume levels at a rate determined by the capacitor on the CLK terminal. |
| GND | 1, 12, 13, 24 | | Ground connection for circuitry. Connected to thermal pad |
| LHPIN | 6 | I | Left-channel headphone input, selected when $\text{SE}/\overline{\text{BTL}}$ is held high |
| LIN | 10 | I | Common left input for fully differential input. AC ground for single-ended inputs |
| LLINEIN | 5 | I | Left-channel line negative input, selected when $\text{SE}/\overline{\text{BTL}}$ is held low |
| LOUT+ | 4 | O | Left-channel positive output in $\overline{\text{BTL}}$ mode and positive in SE mode |
| LOUT– | 9 | O | Left-channel negative output in $\overline{\text{BTL}}$ mode and high impedance in SE mode |
| PC-BEEP | 14 | I | The input for PC-Beep mode. PC-BEEP is enabled when a > 1-V (peak-to-peak) square wave is input to PC-BEEP or PCB ENABLE is high. |
| PVDD | 7, 18 | I | Power supply for output stage |
| RHPIN | 20 | I | Right channel headphone input, selected when $\text{SE}/\overline{\text{BTL}}$ is held high |
| RIN | 8 | I | Common right input for fully differential input. AC ground for single-ended inputs |
| RLINEIN | 23 | I | Right-channel line input, selected when $\text{SE}/\overline{\text{BTL}}$ is held low |
| ROUT+ | 21 | O | Right-channel positive output in $\overline{\text{BTL}}$ mode and positive in SE mode |
| ROUT– | 16 | O | Right-channel negative output in $\overline{\text{BTL}}$ mode and high impedance in SE mode |
| $\text{SE}/\overline{\text{BTL}}$ | 15 | I | Input and output MUX control. When this terminal is held high, the LHPIN or RHPIN and SE output is selected. When this terminal is held low, the LLINEIN or RLINEIN and $\overline{\text{BTL}}$ output are selected. |
| $\overline{\text{SHUTDOWN}}$ | 22 | I | When held low, this terminal places the entire device, except PC-BEEP detect circuitry, in shutdown mode. |
| $\overline{\text{UP}}$ | 2 | I | A momentary pulse on this terminal increases the volume level by 2 dB. Holding the terminal low for a period of time will step the amplifier through the volume levels at a rate determined by the capacitor on the CLK terminal. |
| VDD | 19 | I | Analog VDD input supply. This terminal needs to be isolated from PVDD to achieve highest performance. |



TPA0152

2-W STEREO AUDIO POWER AMPLIFIER

WITH DIGITAL VOLUME CONTROL

SLOS246E – JUNE 1999 – REVISED MAY 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| | |
|--|---|
| Supply voltage, V_{DD} | 6 V |
| Input voltage, V_I | –0.3 V to V_{DD} 0.3 V |
| Continuous total power dissipation | Internally limited (see Dissipation Rating Table) |
| Operating free-air temperature range, T_A | –40°C to 85°C |
| Operating junction temperature range, T_J | –40°C to 150°C |
| Storage temperature range, T_{stg} | –65°C to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260°C |

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

| PACKAGE | $T_A \leq 25^\circ\text{C}$ | DERATING FACTOR | $T_A = 70^\circ\text{C}$ | $T_A = 85^\circ\text{C}$ |
|---------|-----------------------------|-----------------|--------------------------|--------------------------|
| PWP | 2.7 W [‡] | 21.8 mW/°C | 1.7 W | 1.4 W |

[‡] See the Texas Instruments document, *PowerPAD Thermally Enhanced Package Application Report* (literature number SLMA002), for more information on the PowerPAD™ package. The thermal data was measured on a PCB layout based on the information in the section entitled *Texas Instruments Recommended Board for PowerPAD* on page 33 of the before mentioned document.

recommended operating conditions

| | | MIN | MAX | UNIT |
|---------------------------------------|----------|-----|-----|------|
| Supply voltage, V_{DD} | | 4.5 | 5.5 | V |
| High-level input voltage, V_{IH} | SE/BTL | 4 | | V |
| | SHUTDOWN | 2 | | |
| | UP, DOWN | 0.5 | | |
| Low-level input voltage, V_{IL} | SE/BTL | | 3 | V |
| | SHUTDOWN | | 0.8 | |
| | UP, DOWN | | 4 | |
| Operating free-air temperature, T_A | | –40 | 85 | °C |



TPA0152
2-W STEREO AUDIO POWER AMPLIFIER
WITH DIGITAL VOLUME CONTROL

SLOS246E – JUNE 1999 – REVISED MAY 2001

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------|---|--|-----|-----|-----|---------------|
| $ V_{OO} $ | Output offset voltage (measured differentially) | $V_I = 0\text{ V}$, $A_V = 2\text{ dB}$ | | | 25 | mV |
| PSRR | Power supply rejection ratio | $V_{DD} = 4.9\text{ V to } 5.1\text{ V}$ | | 67 | | dB |
| $ I_{IH} $ | High-level input current | $V_{DD} = 5.5\text{ V}$, $V_I = V_{DD}$ | | | 900 | nA |
| $ I_{IL} $ | Low-level input current | $V_{DD} = 5.5\text{ V}$, $V_I = 0\text{ V}$ | | | 900 | nA |
| I_{DD} | Supply current | BTL mode | | 9 | 15 | mA |
| | | SE mode | | 4.5 | 7.5 | |
| $I_{DD(SD)}$ | Supply current, shutdown mode | | | 150 | 300 | μA |

operating characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, $R_L = 4\ \Omega$, Gain = 20 dB, BTL mode (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------|--------------------------------------|--|-----|------|-----|------------------|
| P_O | Output power | THD = 1%, $f = 1\text{ kHz}$ | | 2 | | W |
| THD + N | Total harmonic distortion plus noise | $P_O = 1\text{ W}$, $f = 20\text{ Hz to } 15\text{ kHz}$ | | 0.3% | | |
| BOM | Maximum output power bandwidth | THD = 5% | | >15 | | kHz |
| | Supply ripple rejection ratio | $C_{(BYP)} = 0.47\ \mu\text{F}$, $f = 1\text{ kHz}$ | | | | dB |
| | | BTL mode | | 65 | | |
| | | SE mode, Gain = 14 dB | | 60 | | |
| V_n | Noise output voltage | $C_{(BYP)} = 0.47\ \mu\text{F}$, $f = 20\text{ Hz to } 20\text{ kHz}$ | | | | μVRMS |
| | | BTL mode, Gain = 6 dB | | 17 | | |
| | | SE mode, Gain = 0 dB | | 44 | | |

TYPICAL CHARACTERISTICS

Table of Graphs

| | | FIGURE |
|-------|--------------------------------------|------------------------|
| THD+N | Total harmonic distortion plus noise | vs Output power |
| | | 1, 4, 6, 8, 10 |
| | | vs Voltage gain |
| | | 2 |
| | | vs Frequency |
| | | 3, 5, 7, 9, 11, 12 |
| V_n | Output noise voltage | vs Frequency |
| | | 13 |
| | Supply ripple rejection ratio | vs Frequency |
| | | 14, 15 |
| | Crosstalk | vs Frequency |
| | | 16, 17, 18 |
| | Shutdown attenuation | vs Frequency |
| | | 19 |
| SNR | Signal-to-noise ratio | vs Frequency |
| | | 20 |
| | Closed loop response | |
| | | 21, 22 |
| P_O | Output power | vs Load resistance |
| | | 23, 24 |
| P_D | Power dissipation | vs Output power |
| | | 25, 26 |
| | | vs Ambient temperature |
| | | 27 |
| Z_i | Input impedance | vs Gain |
| | | 28 |



TPA0152

2-W STEREO AUDIO POWER AMPLIFIER

WITH DIGITAL VOLUME CONTROL

SLOS246E – JUNE 1999 – REVISED MAY 2001

APPLICATION INFORMATION




Figure 29. Typical TPA0152 Application Circuit

selection of components

Figure 30 and Figure 31 are schematic diagrams of typical notebook computer application circuits.

The schematic diagram illustrates the internal architecture and external connections of the AD1845 audio codec. The IC is a square package with pins numbered 1 through 24. Internal blocks include the Right Line Input MUX (R MUX), Left Line Input MUX (L MUX), PC-Beep, Gain/MUX Control, Depop Circuitry, and Power Management. External components are connected to various pins: Right Head-Phone Input Signal (pin 20) and Right Line Input Signal (pin 23) are connected to the R MUX; Left Head-Phone Input Signal (pin 6) and Left Line Input Signal (pin 5) are connected to the L MUX. The PC-Beep input (pin 14) is connected to the PC-Beep block. The Gain/MUX Control block is connected to the UP/DOWN pins (pins 2 and 3) and the SE/BTL pin (pin 15). The Power Management block is connected to the PVDD (pins 7 and 18), VDD (pin 19), BYPASS/SHUT-DOWN (pin 11), and GND (pin 22) pins. The output signals are ROUT+ (pin 21), ROUT- (pin 16), LOUT+ (pin 4), and LOUT- (pin 9). The schematic also shows the connection of various capacitors (CIRHP, CIRLINE, CRIN, CILHP, CILLINE, CLIN, CCLK, COUTR, COUTL, CSR, CBYP) and resistors (100 kΩ, 1 kΩ) to the IC pins. The output signals are connected to speakers.

Figure 30. Typical TPA0152 Application Circuit Using Single-Ended Inputs and Input MUX


TPA0152

2-W STEREO AUDIO POWER AMPLIFIER

WITH DIGITAL VOLUME CONTROL

SLOS246E – JUNE 1999 – REVISED MAY 2001

APPLICATION INFORMATION



NOTE A: A 0.1-μF ceramic capacitor should be placed as close as possible to the IC. For filtering lower-frequency noise signals, a larger electrolytic capacitor of 10 μF or greater should be placed near the audio power amplifier.

Figure 31. Typical TPA0152 Application Circuit Using Differential Inputs