

September 1983 Revised February 1999

# MM74HC393 Dual 4-Bit Binary Counter

#### **General Description**

The MM74HC393 counter circuits contain independent ripple carry counters and utilize advanced silicon-gate CMOS technology. The MM74HC393 contains two 4-bit ripple carry binary counters, which can be cascaded to create a single divide-by-256 counter.

Each of the two 4-bit counters is incremented on the HIGH-to-LOW transition (negative edge) of the clock input, and each has an independent clear input. When clear is set HIGH all four bits of each counter are set to a low level. This enables count truncation and allows the implementation of divide-by-N counter configurations.

Each of the counters outputs can drive 10 low power Schottky TTL equivalent loads. This counter is functionally

as well as pin equivalent to the 74LS393. All inputs are protected from damage due to static discharge by diodes to  $V_{CC}$  and ground.

#### **Features**

- Typical operating frequency: 50 MHz
- Typical propagation delay: 13 ns (Ck to Q<sub>A</sub>)
- Wide operating supply voltage range: 2-6V
- Low input current: <1 µA
- Low quiescent supply current: 80 µA maximum (74HC Series)
- Fanout of 10 LS-TTL loads


#### **Ordering Code:**

Order Number	Package Number	Package Description
MM74HC393M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
MM74HC393SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC393MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC393N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**

# Pin Assignments for DIP, SOIC, SOP and TSSOP



#### **Absolute Maximum Ratings** (Note 2)

(Note 1) Supply Voltage (V<sub>CC</sub>) -0.5 to +7.0V DC Input Voltage ( $V_{IN}$ ) -1.5 to  $V_{CC} + 1.5V$ DC Output Voltage (V<sub>OUT</sub>) -0.5 to  $V_{CC}$  +0.5VClamp Diode Current (I<sub>IK</sub>, I<sub>OK</sub>) ±20 mA DC Output Current, per pin (I<sub>OUT</sub>)  $\pm 25~\text{mA}$ 

DC  $V_{CC}$  or GND Current, per pin ( $I_{CC}$ ) Storage Temperature Range (T<sub>STG</sub>)  $-65^{\circ}C$  to  $+150^{\circ}C$ Power Dissipation (P<sub>D</sub>)

600 mW (Note 3) S.O. Package only 500 mW

Lead Temperature (T<sub>L</sub>)

(Soldering 10 seconds) 260°C

#### **Recommended Operating Conditions**

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage			
(V <sub>IN</sub> , V <sub>OUT</sub> )	0	$V_{CC}$	V
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
$(t_r, t_f) V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C.

#### DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = 25°C		T <sub>A</sub> = -40 to 85°C	T <sub>A</sub> = -55 to 125°C	Units
			•cc	Тур		Guaranteed L	imits	Units
V <sub>IH</sub>	Minimum HIGH Level		2.0V		1.5	1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
V <sub>IL</sub>	Maximum LOW Level		2.0V		0.5	0.5	0.5	V
	Input Voltage		4.5V		1.35	1.35	1.35	V
			6.0V		1.8	1.8	1.8	V
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IH}$ or $V_{IL}$						
	Output Voltage	$ I_{OUT}  \le 20 \mu A$	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IH}$ or $V_{IL}$						
		$ I_{OUT}  \le 4.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V
		$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V	5.7	5.48	5.34	5.2	V
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH}$ or $V_{IL}$						
	Output Voltage	$ I_{OUT}  \leq 20 \; \mu A$	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH}$ or $V_{IL}$						
		$ I_{OUT}  \le 4.0 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
		$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V	0.2	0.26	0.33	0.4	V
I <sub>IN</sub>	Maximum Input	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0V		±0.1	±1.0	±1.0	μΑ
	Current							
I <sub>CC</sub>	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V		8.0	80	160	μΑ
	Supply Current	$I_{OUT} = 0 \mu A$						

±50 mA

Note 4: For a power supply of 5V ±10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC} = 5.5V$  and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage curvals of  $V_{IH} = 0.5V$ . rent (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

# **AC Electrical Characteristics**

 $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ ,  $C_L = 15$  pF,  $t_r = t_f = 6$  ns


Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
f <sub>MAX</sub>	Maximum Operating Frequency		50	30	MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Clock A to Q <sub>A</sub>		13	20	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Clock A to Q <sub>B</sub>		19	35	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Clock A to Q <sub>C</sub>		23	42	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Clock A to Q <sub>D</sub>		27	50	ns
t <sub>PHL</sub>	Maximum Propagation Delay, Clear to any Q		15	28	ns
t <sub>REM</sub>	Minimum Removal Time		-2	5	ns
t <sub>W</sub>	Minimum Pulse Width Clear or Clock		10	16	ns


# **AC Electrical Characteristics**

 $C_L = 50 \text{ pF}, t_r = t_f = 6 \text{ ns} \text{ (unless otherwise specified)}$ 

Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = 25°C		$T_A = -40 \text{ to } 85^{\circ}\text{C}$ $T_A = -55 \text{ to } 125^{\circ}$		Units
Symbol			V CC	Тур		Guaranteed L	imits	Units
f <sub>MAX</sub>	Maximum Operating		2.0V		5	4	3	
	Frequency		4.5V		27	21	18	MHz
			6.0V		31	24	20	MHz
$t_{PHL},t_{PLH}$	Maximum Propagation		2.0V	45	120	150	180	ns
	Delay Clock A to Q <sub>A</sub>		4.5V	15	24	30	35	ns
			6.0V	13	21	26	31	ns
$t_{PHL}$ , $t_{PLH}$	Maximum Propagation		2.0V	68	190	240	285	ns
	Delay Clock A to Q <sub>B</sub>		4.5V	23	38	47	57	ns
			6.0V	20	32	40	48	ns
$t_{PHL}$ , $t_{PLH}$	Maximum Propagation		2.0V	90	240	300	360	ns
	Delay Clock A to Q <sub>C</sub>		4.5V	30	48	60	72	ns
			6.0V	26	41	51	61	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay		2.0V	100	290	360	430	ns
	Clock to Q <sub>D</sub>		4.5V	35	58	72	87	ns
			6.0V	30	50	62	75	ns
t <sub>PHL</sub>	Maximum Propagation		2.0V	54	165	210	250	ns
	Delay Clear to any Q		4.5V	18	33	41	49	ns
			6.0V	15	28	35	42	ns
t <sub>REM</sub>	Minimum Clear		2.0V		25	25	25	ns
	Removal Time		4.5V		5	5	5	ns
			6.0V		5	5	5	ns
t <sub>W</sub>	Minimum Pulse Width		2.0V	30	80	100	120	ns
	Clear or Clock		4.5V	10	16	20	24	ns
			6.0V	9	14	18	20	ns
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output		2.0V	30	75	95	110	ns
	Rise and Fall Time		4.5V	8	15	19	22	ns
			6.0V	7	13	16	19	ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input				1000	1000	1000	ns
	Rise and Fall Time				500	500	500	ns
					400	400	400	ns
C <sub>PD</sub>	Power Dissipation	(per counter)		42	1			pF
	Capacitance (Note 5)							
C <sub>IN</sub>	Maximum Input Capacitance			5	10	10	10	pF


Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} f + I_{CC}$ .








# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

14LD, TSSOP, JEDEC MO-153, 4.4MM WIDE










#### NOTES

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB., REF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 INDEX $0.250 \pm 0.010$ (6.350 ± 0.254) PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320(7.620 - 8.128)0.065 0.145 - 0.200 0.060 TYP 4° TYP (1.651) $\frac{3.143 - 5.280}{(3.683 - 5.080)}$ (1.524) ¥ 95°±5° $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508)0.125 - 0.150 $0.075 \pm 0.015$ $\overline{(3.175 - 3.810)}$ 0.280 (7.112)-MIN $\frac{0.014 - 0.023}{(0.356 - 0.584)} \text{ TYP}$ $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

 $\frac{0.050 \pm 0.010}{(1.270 - 0.254)} \text{ TYP}$ 

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $0.325 { +0.040 \atop -0.015 \atop -0.015 \atop \hline (8.255 { +1.016 \atop -0.381 \atop }$ 

N14A (REV F)

www.fairchildsemi.com