# EE121 John Wakerly Lecture #1


Introduction, Logic Circuits


#### Administrative

- Handouts
  - Lab Sign-Up Sheet
  - Fact Sheet
  - Course Outline (readings due **before** lecture)
  - Lab Assignment #0 (due next Friday 10/1)
- Turn in Lab Sign-Up Sheet today or Tuesday
- Subscribe to newsgroup "ee121@leland"
- Grading
  - 65-70% labs; do prelabs on-time and do a good job on documentation.
  - midterm + final (equal weight)
  - all labs and exams required; no incompletes.




- Binary system -- 0 & 1, LOW & HIGH, negated and asserted.
- Basic building blocks -- AND, OR, NOT





# Many representations of digital logic

• Transistor-level circuit diagrams




• Gate symbols (for simple elements)


• Truth tables

S	Α	В	Z
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1
************			

• Logic diagrams



• Prepackaged building blocks, e.g. multiplexer




• Equations:  $Z = S' \cdot A + S \cdot B$ 


```
module chap1mux
                               title 'Two-input multiplexer example'
                               CHAP1MUX device 'P16V8'
• Various hardware
                               A, B, S
                                           pin 1, 2, 3;
 description
                                           pin 13 istype 'com';
 languages
                               equations
  - ABEL
                               WHEN S == 0 THEN Z = A; ELSE Z = B;
                               end chap1mux
                       library IEEE;
  VHDL
                       use IEEE.std_logic_1164.all;
                       entity Vchap1mux is
                           port ( A, B, S: in STD_LOGIC;
                                 Z:
                                         out STD_LOGIC );
                       end Vchap1mux;
• We'll start with
                       architecture Vchap1mux_arch of Vchap1mux is
 gates and work
                       begin
                         Z \le A when S = ?0? else B;
 our way up
                       end Vchap1mux_arch;
```


## Logic levels


- Undefined region is inherent
  - digital, not analog
  - amplification, weak => strong




- Switching threshold varies with voltage, temp, process, phase of the moon
  - need "noise margin"
- The more you push the technology, the more "analog" it becomes.
- Logic voltage levels decreasing with process
  - 5 -> 3.3 -> 2.5 -> 1.8 V








## Alternate transistor symbols



#### **CMOS Gate Characteristics**

- No DC current flow into MOS gate terminal
  - However gate has capacitance ==> current required for switching (CV<sup>2</sup>f power)
- No current in output structure except during switching
  - Both transistors partially on
  - Power consumption related to frequency
  - Slow input-signal rise times==> more power
- Symmetric output structure
   ==> equally strong drive in
   LOW and HIGH states



- E102E announcement
- Foundation demo
- Sign up for mailing list, ee121@leland!
- Turn in lab sign-up sheet by Tuesday!