LM4832 Boomer® Audio Power Amplifier Series

Digitally Controlled Tone and Volume Circuit with Stereo Audio Power Amplifier, Microphone Preamp Stage and National 3D Sound

General Description

The LM4832 is a monolithic integrated circuit that provides volume and tone (bass and treble) controls as well as a stereo audio power amplifier capable of producing 250 mW (typ) into 8 Ω or 90 mW (typ) into 32 Ω with less than 1.0% THD. In addition, a two input microphone preamp stage, with volume control, capable of driving a 1 k Ω load is implemented on chip.

The LM4832 also features National's 3D Sound circuitry which can be externally adjusted via a simple RC network. For maximum system flexibility, the LM4832 has an externally controlled, low-power consumption shutdown mode, and an independent mute for power and microphone amplifiers .

Boomer® audio integrated circuits were designed specifically to provide high quality audio while requiring few external components. Since the LM4832 incorporates tone and volume controls, a stereo audio power amplifier and a microphone preamp stage, it is optimally suited to multimedia monitors and desktop computer applications.

Key Specifications

■ Output Power at 10% into 8Ω	350mW (typ)
■ Output Power at 10% into 32Ω	100mW (typ)
■ THD+N at 75mW into 32Ω at 1kHz	0.5% (max)
■ Microphone Input Referred Noise	7μV (typ)
■ Supply Current	13mA (typ)
■ Shutdown Current	4µA (typ)

Features

- Independent Left and Right Output Volume Controls
- Treble and Bass Control
- National 3D Sound
- I²C Compatible Interface
- Two Microphone Inputs with Selector
- Software Controlled Shutdown Function

Applications

■ Multimedia Monitors

DS100014-1


■ Portable and Desktop Computers

Block Diagram

Loop In Left Output 0 to -14dE 2dBsteps steps with mute National 3D Sound Control Half-Supply Address Select - Bypass I²C 2/ GND Generator General Output Mic Volume 0 dB. +20 dB Mic Input Microphone Output Microphone Input 2 Gain

FIGURE 1. LM4832 Block Diagram

Connection Diagram



Top View
Order Number LM4832N, LM4832M
See NS Package Number N28B for DIP
See NS Package Number M28B for SOIC

Boomer® is a registered trademark of National Semiconductor Corporation.

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

 $\begin{array}{ccc} \text{Supply Voltage} & 6.0\text{V} \\ \text{Storage Temperature} & -65^{\circ}\text{C to } +150^{\circ}\text{C} \\ \text{Input Voltage} & -0.3\text{V to V}_{\text{DD}} +0.3\text{V} \\ \text{Power Dissipation (Note 3)} & \text{Internally limited} \\ \text{ESD Susceptibility (Note 4)} & 2000\text{V} \\ \text{ESD Susceptibility (Note 5)} & 250\text{V} \\ \end{array}$

Junction Temperature
Soldering Information
Small Outline Package

Vapor Phase (60 sec.)

Infrared (15 sec.)

See AN-450 "Surface Mounting and their Effects on Product Reliability" for other methods of soldering surface mount devices.

220°C

 $\begin{array}{lll} \theta_{JC} \ (typ) - N28B & 21 ^{\circ} C/W \\ \theta_{JA} \ (typ) - N28B & 62 ^{\circ} C/W \\ \theta_{JC} \ (typ) - M28B & 15 ^{\circ} C/W \\ \theta_{JA} \ (typ) - M28B & 69 ^{\circ} C/W \end{array}$

Operating Ratings

Temperature Range

 $T_{MIN} \le T_A \le T_{MAX}$ $-40^{\circ}C \le T_A \le 85^{\circ}C$ Supply Voltage $4.5 \le V_{DD} \le 5.5V$

Electrical Characteristics for Entire IC(Notes 1, 2)

The following specifications apply for V_{DD} = 5V unless otherwise noted. Limits apply for T_A = 25°C.

150°C

215°C

			LM4	1832	I I wite
Symbol	Parameter	Conditions	Typical (Note 6)	Limit (Note 7)	Units (Limits)
V_{DD}	Supply Voltage	$V_{IN} = 0V$, $I_O = 0A$		4.5	V (min)
				5.5	V (max)
I _{DD}	Quiescent Power Supply Current		13	21	mA (max)
I _{SD}	Shutdown Current		2.5	9	μA (max)
INPUT ATT	ENUATORS				
A _R	Attenuator Range	Attenuation at 0 dB Setting Attenuation at –14 dB Setting		1 –15	dB (max) dB (min)
As	Step Size	0 dB to -14 dB	2		dB
	Gain Step Size Error		0.1		dB (max)
E _T	Channel to Channel Tracking Error		0.15		dB (max)
BASS CON	TROL				
A_R	Bass Control Range	f = 100 Hz, V _{IN} = 0.25V	±12	-14	dB (min)
				14	dB (max)
A _S	Bass Step Size		2		dB
E _{SE}	Bass Step Size Error		0.5		dB (max)
E _T	Bass Tracking Error		0.15		dB (max)
TREBLE CO	NTROL		1		
A _R	Treble Control Range	$f_{IN} = 10 \text{ kHz}, V_{IN} = 0.25 \text{V}$	±12	-13	dB (min)
				13	dB (max)
A _S	Treble Step Size		2		dB
E _{SE}	Treble Step Size Error		0.1		dB (max)
E _T	Treble Tracking Error		0.15		dB (max)
OUTPUT AT	TENUATORS				
A _R	Attenuator Range	Gain at +20 dB Setting		21	dB (max)
		Attenuation at -40 dB Setting		-42	dB (min)
A _S	Step Size	+20 dB to -40 dB	2		dB
-	Step Size Error		0.1		dB (max)
E _T	Channel to Channel Tracking Error		0.1		dB (max)
AUDIO PAT	H		1		
V _{os}	Output Offset Voltage	$V_{IN} = 0V$	3	50	mV (max)

Electrical Characteristics for Entire IC(Notes 1, 2) (Continued)

The following specifications apply for V_{DD} = 5V unless otherwise noted. Limits apply for T_A = 25°C.

			LM4	Units	
Symbol	Parameter	Conditions	Typical (Note 6)	Limit (Note 7)	(Limits)
AUDIO PATI	i				
Po	Output Power	THD = 1.0% (max), f = 1 kHz, All controls at 0dB			
		$R_L = 8\Omega$	250		mW (min)
		$R_L = 32\Omega$	95	75	mW (min)
THD+N	Total Harmonic Distortion+Noise	All Controls at 0 dB, THD = 10%, f = 1 kHz			
		$R_L = 8\Omega$	350		mW
		$P_O = 200 \text{ mW}, R_L = 8\Omega$	0.15		%
		$P_{O} = 75 \text{ mW}, R_{L} = 32\Omega$	0.11		%
		$V_O = 1 \text{ Vrms}, R_L = 10\Omega$	0.08		%
PSRR	Power Supply Rejection Ratio	C _B = 1 μF, f = 100 Hz, V _{RIPPLE} = 100 mVrms, All Controls at 0 dB Setting	45		dB
A _M	Mute Attenuation	f = 1 kHz, V _{IN} = 1V	-75		dB
X _{TALK}	Cross Talk	P_O = 200 mW, R_L = 8 Ω , All controls at 0 dB setting, f = 1 kHz			
		Left to Right	-85		dB
		Right to Left	-72		dB
MICROPHON	NE PREAMP AND VOLUME CONTROL				
A _V	Preamp Gain	0 dB Gain	0	-1, 1	dB
		+20 dB Gain	20	19, 21	dB
		+30 dB Gain	30	29, 31	dB
A _R	Attenuator Range	Gain at +18 dB Setting		20	dB (max)
		Attenuation at -42 dB Setting		-43	dB (min)
A _S	Step Size	0 dB to -42 dB	3		dB
	Step Size Error		0.4		dB (max)
V _{SWING}	Output Voltage Swing	$f = 1 \text{ kHz}, \text{ THD} < 1.0\%, R_L = 1 \text{ k}\Omega$	1.7		V _{rms}
E _{NO}	Input Referred Noise	A-Weighted, Attenuator at 0 dB	7		μV (min)
PSRR	Power Supply Rejection Ratio	$f = 100 \text{ Hz}, V_{RIPPLE} = 100 \text{ mVrms},$ $C_B = 1 \mu F$	35		dB
A _M	Mute Attenuation		-90		dB
X _{TALK}	Cross Talk	Power Amp P _O = 200 mW, f = 1 kHz	-90		dB
THD+N	Total Harmonic Distortion Plus Noise	All controls at 0 dB, f = 1 kHz, V _O = 1V			
		0 dB Setting	0.03		%
		+20 dB Gain	0.03		%
		+30 dB Gain	0.04		%
I ² C BUS TIM	ING				
f _{MAX}	Maximum Bus Frequency			400	kHz
T _{START:HOLD}	Start Signal: Hold Time before Clock/Data Transitions			0.6	μs
T _{D;SETUP}	Data Setup Time			0.1	μs
T _{C;HIGH}	Minimum High Clock Duration			0.6	μs
T _{C;LOW}	Minimum Low Clock Duration			1.3	μs
T _{STOP;SETUP}	Stop Signal: Setup Time before			0.6	μs
	Clock/Data Transitions				
	UT AND OUTPUT				
V_{IL}	Input Low Voltage			1.5	V (max)

Electrical Characteristics for Entire IC(Notes 1, 2) (Continued)

The following specifications apply for V_{DD} = 5V unless otherwise noted. Limits apply for T_A = 25°C.

			LM4	1832	Units	
Symbol	Parameter	Conditions	Typical (Note 6)	Limit (Note 7)	(Limits)	
I ² C BUS INP	UT AND OUTPUT					
V _{IH}	Input High Voltage			3	V (min)	
I _{IN}	Input Current		0.15		μA	
V _O	Output Voltage—SDA Acknowledge			0.4	V (max)	
V _{OL}	External Power Amp Disable Low			0.4	V (max)	
V _{OH}	External Power Amp Disable High			4	V (min)	

Note 1: All voltages are measured with respect to the ground pins, unless otherwise specified. All specifications are tested using the typical applicationas shown in Figure 1.

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}$. For the LM4832, $T_{JMAX} = 150^{\circ}C$, and the typical junction-to-ambient thermal resistance, when board mounted, is 69°C/W assuming the M28B package.

Note 4: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 5: Machine Model, 220 pF-240 pF discharged through all pins.

Note 6: Typicals are measured at 25°C and represent the parametric norm.

Note 7: Limits are guaranteed that all parts are tested in production to meet the stated values.

Typical Application Circuit




FIGURE 2. Typical Application Circuit

Pin Description

LEFT 3D (1) RIGHT 3D (28)

An external RC network is connected across these pins. This function provides left-right channel cross coupling and cancellation to create an enhanced

stereo channel separation effect.

BYPASS (2)

A 0.1 µF capacitor is placed between this pin and ground to provide an AC ground for the internal half-supply voltage reference. The capacitor at this pin affects "click-pop" and THD performance. Turn-on and turn-off times are also determined by this capacitor. Refer to the Application Information section for more information.

POWER AMP OUT LEFT (3) RIGHT (26) These outputs are intended to drive 8Ω speakers or 32Ω headphones. These outputs should be AC-coupled to the loads. Refer to the Application

Information section for more information.

POWER GND (4) This pin provides the high current return for the power output stage MOSFETs

and digital circuitry.

LOOP OUT (8, 21)LOOP IN (5, 24)

These pins allow an external signal processor access to the stereo signal. Please see the Application Information

section for more information.

TONE OUT (6, 23)

These pins are connected to the tone control op amp outputs and drive the power amplifier inputs. Refer to the Application Information section for more information.

TONE IN

These pins are connected to the inputs (7, 22)of the tone control op amps. A capacitor between the Tone In and Tone Out pins

sets the frequency response of the tone functions. Please refer to the Application Information section for more information.

INPUTS These pins are the stereo inputs for the LM4832. These pins should be (9, 20)AC-coupled to the input signals.

ANALOG This pin is the AC analog ground for the GND (10) line level AC signal inputs.

MIC These pins are the two independent **INPUTS** selectable microphone inputs. These (11, 12)pins should be AC-coupled.

MIC OUT This pin is the output for the microphone amplifier and should be AC-coupled to (14)

the load.

 V_{DD} (13, 25)

These pins are for the 5V supply. These pins should be separately bypassed by 0.1 µF, or higher, film capacitors. The 5V supply should be bypassed by a 10 μF,

or higher, tantalum or aluminum

electrolytic capacitor.

ADDRESS These pins are used to determine the BITS (15, I²C address for the LM4832.

16)

CLOCK (17) This pin is the input for the I²C clock

DATA (18) This pin is the input for the I²C data

signal.


GENERAL This pin provides a general purpose **PURPOSE** TTL/CMOS output. Please refer to the **OUTPUT** Application Information section for more

(19)information.

RESET (27) This pin is a TTL/CMOS input which is

used to reset the chip logic and states.

Timing Diagram (Continued)



See Electrical Characteristics section fortiming specifications

FIGURE 4. I²C Timing Diagram

Truth Tables

SOFTWARE SPECIFICATION

Chip Address

MSB							LSB
1	0	0	0	0	*E.C.	*E.C.	0

^{*}E.C. = Externally Configuarable

Data Bytes (Brief Description)

MSB							LSB	Function
0	0	0	Χ	Χ	D2	D1	D0	Input Volume Control
0	0	1	Χ	D3	D2	D1	D0	Bass Control
0	1	0	X	D3	D2	D1	D0	Treble Control
0	1	1	D4	D3	D2	D1	D0	Right Output Vol./Mute
1	0	0	D4	D3	D2	D1	D0	Left Output Vol./Mute
1	0	1	Χ	D_11	D_10	D_01	D_00	Mic Input and Gain
1	1	0	D4	D3	D2	D1	D0	Microphone Volume
1	1	1	D_40	D_30	D_20	D_10	D_00	General Control

Input Volume Control

MSB							LSB	Attenuation (dB)
0	0	0	Χ	Χ	0	0	0	0
0	0	0	Χ	Χ	0	0	1	-2
0	0	0	Χ	Χ	0	1	0	-4
0	0	0	Χ	Χ	0	1	1	-6
0	0	0	Χ	Χ	1	0	0	-8
0	0	0	Χ	Χ	1	0	1	-10
0	0	0	Χ	Χ	1	1	0	-12
0	0	0	Χ	Χ	1	1	1	-14
	Volume (r Up State		Х	Х	0	0	0	Input Volume Control at 0 dB Attenuation

Bass Control

MSB							LSB	Level (dB)
0	0	1	Х	0	0	0	0	-12
0	0	1	Χ	0	0	0	1	-10
0	0	1	Χ	0	0	1	0	-8
0	0	1	X	0	0	1	1	-6
0	0	1	Χ	0	1	0	0	-4
0	0	1	X	0	1	0	1	-2
0	0	1	X	0	1	1	0	0
0	0	1	X	0	1	1	1	2
0	0	1	X	1	0	0	0	4
0	0	1	X	1	0	0	1	6
0	0	1	X	1	0	1	0	8
0	0	1	X	1	0	1	1	10
0	0	1	X	1	1	0	0	12
	Bass Control X 0 1 1							Bass Control is Flat
Powe	r Up State	9						

Truth Tables (Continued)

Treble Control

MSB							LSB	Level (dB)	
0	1	0	Х	0	0	0	0	-12	
0	1	0	Χ	0	0	0	1	-10	
0	1	0	Χ	0	0	1	0	-8	
0	1	0	Χ	0	0	1	1	-6	
0	1	0	Χ	0	1	0	0	-4	
0	1	0	Χ	0	1	0	1	-2	
0	1	0	X	0	1	1	0	0	
0	1	0	Χ	0	1	1	1	2	
0	1	0	Χ	1	0	0	0	4	
0	1	0	Χ	1	0	0	1	6	
0	1	0	Χ	1	0	1	0	8	
0	1	0	Χ	1	0	1	1	10	
0	1	0	X	1	1	0	0	12	
Treble	Control		Х	0	1	1	0	Treble Control is Flat	
Power Up State									

Left Volume Control

MSB							LSB	Function
1	0	0	0	0	0	0	0	20
1	0	0	0	0	0	0	1	18
1	0	0						
1	0	0	1	1	1	0	1	-38
1	0	0	1	1	1	1	0	-40
1	0	0	1	1	1	1	1	Left Channel Mute
Left Volume Control Power Up State			1	1	1	1	1	Left Channel is Muted

General Control

MSB							LSB	Function
1	1	1					0	Chip On
1	1	1					1	Chip Shutdown
1	1	1				0		G.P.O. Output Low
1	1	1				1		G.P.O. Output High
1	1	1			0			Stereo Enhance Off
1	1	1			1			Stereo Enhance On
1	1	1		0				Stereo Operation
1	1	1		1				Mono Force On
1	1	1	0					External Loop Disable
1	1	1	1					External Loop Enable
General Control Power Up State			0	0	0	0	0	

Truth Tables (Continued)

Right Volume Control

MSB							LSB	Level (dB)
0	1	1	0	0	0	0	0	20
0	1	1	0	0	0	0	1	18
0	1	1						
0	1	1	1	1	1	0	0	-38
0	1	1	1	1	1	1	0	-40
0	1	1	1	1	1	1	1	Right Channel Mute
Right Volume Control Power Up State		1	1	1	1	1	Right Channel Is Muted	


Microphone Input Selection and Gain

MSB							LSB	Function
1	0	1	Χ			0	0	Mic Input 1
1	0	1	Χ			0	1	Mic Input 2
1	0	1	Χ			1	Χ	Mic Input 1 and 2
1	0	1	Х	0	0			Mic Gain (+0 dB)
1	0	1	X	0	1			Mic Gain (+20 dB)
1	0	1	X	1	0			Mic Gain (+30 dB)
Mic Input Sel. and			Х	1	0	0	0	Mic 1 is selected
Gain F	Power Up	State						with a +30 dB gain

Microphone Volume Control

MSB							LSB	Function
1	1	0	0	0	0	0	0	18
1	1	0	0	0	0	0	1	15
1	1	0						
1	1	0	1	0	1	0	0	-42
1	1	0	1	0	1	0	1	Microphone Muted
Mic Volume Control Power Up State		1	0	1	0	1	Microphone Muted	

Application Information (Continued)



LM4832 SAMPLE LAYOUT

	LAYOUT PARTS LIST	
Name	Туре	Quantity
	Capacitors:	
C _{OUT}	1000 μF, elec., Digikey #P6205	4
C_{MOUT}	47 μF, elec., Digikey #P5202	1
Cs	0.33 µF, film, Digikey #P4669	3
C _{TONE}	8200 pF, ceramic, Digikey #P4823	4
$C_{\text{LIN}},C_{\text{MIN}},C_{\text{IN}}$	1 μF, film, Digikey #E1105	6
Св	0.33 μF, film, Digikey #EF1334	1
C1	0.1 μF, film, Digikey #EF1104	1

Resistors (all resistors: Digikey #(Value)QBK):

	· · · · · · · · · · · · · · · · · · ·	
R1	20 kΩ, 1/4W	1
R2	680 kΩ, 1/4W	1
R_{DATA}	1 kΩ, 1/4W	1
R_{GND}	100Ω, 1/4W	1
R_{PD}	100 kΩ, 1/4W	1

LAYOUT PARTS LIST

Name	Туре	Quantity
	Connectors:	
Banana Jack		
Black	Mouser #164-6218	3
Red	Mouser #164-6218	3
RCA Jack	Mouser #16PJ097	7
Stereo	Shogyo #JJ-0357-3RT	1
Headphone		
Mono Miniplug	Shogyo #JJ-0357-B	2
36-pin	Digikey #1036RF	1
Centronics		


LAYOUT DESCRIPTION

The layout given in the following pages is meant to be connected to a PC by a parallel port (printer) cable. The board is controlled by software for a Windows PC. The parallel cable must be the standard type used for hooking up a printer to a PC: one end is a DB-25 connector andthe other is a 36 pin Centronics connector.

Banana connections are provided for $V_{\rm DD}$, ground, and amplifier outputs. Amplifier outputs are also routed to a stereo headphone jack. RCA connections are provided for amplifier inputs, loop in, loop out, and microphone out. Mono miniplug connectors are provided for microphone inputs.


If required, microphones can be biased using the resistors R_{MIC1} and $R_{\text{MIC2}}.$

This layout is set up to allow the use of the internal tone-control circuitry or the external loop. The jumper next to each C_{LIN} capacitor controls which route the signal should take.



	. Out	GND	Loop in	Loop Out	RIGHT IN	Gen. Purp. Output	IN 1
	PARALLEL PORT IGHT POWER			•			Mic
	Paralli RIGHT	RDATA C1 COUT		Cs CTONE CTONE	CIN		POWER AMPLIFIER SERIES ATION BOARD SEMICONDUCTOR
RPD	ć	R2 CS				CS	EVALUATION BA
	VDD GND	CB R1		E CTONE	CMIN	CMIN	BOOMER AUDIO POWER LM4832 EVALUATION NATIONAL SEMI
	001	03		CTONE	CIN		ш _ Z
0u _T	Reset Left Power	GND	IN CLIN	Out	N I	RMIC1	OUI Mic In 2
HP/LINE OUT	_	J	LOOP IN	Loop Out	LEFT	RMIC2	MIC MIC

Typical Application PCB Layout (Bottom Layer)



Typical Application PCB Layout (Top Layer) DS100014-35 \mathbf{q}° 0 0 0 0 000000000000000000 000000000000000000 00 0 0 0 9