

MM54HC74A/MM74HC74A Dual D Flip-Flop with Preset and Clear

General Description

The MM54HC74A/MM74HC74A utilizes advanced silicongate CMOS technology to achieve operating speeds similar to the equivalent LS-TTL part. It possesses the high noise immunity and low power consumption of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads.

This flip-flop has independent data, preset, clear, and clock inputs and Q and $\overline{\mathbb{Q}}$ outputs. The logic level present at the data input is transferred to the output during the positive-going transition of the clock pulse. Preset and clear are independent of the clock and accomplished by a low level at the appropriate input.

The 54HC/74HC logic family is functionally and pinout compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Features

- Typical propagation delay: 20 ns
- Wide power supply range: 2-6V
- Low quiescent current: 40 µA maximum (74HC Series)
- Low input current: 1 μ A maximum
- Fanout of 10 LS-TTL loads

Connection and Logic Diagrams


Truth Table

| | Inputs | | | Outputs | | | |
|----|--------|-----|---|---------|-----------------|--|--|
| PR | CLR | CLK | D | Q | Q | | |
| L | Н | Х | Χ | Н | L | | |
| Н | L | X | Χ | L | Н | | |
| L | L | X | Χ | H* | H* | | |
| Н | Н | 1 | Н | Н | L | | |
| Н | Н | 1 | L | L | Н | | |
| Н | Н | L | Χ | Q0 | $\overline{Q}0$ | | |

Note: Q0=the level of Q before the indicated input conditions were established.

* This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high)

Order Number MM54HC74A or MM74HC74A



Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| • | • |
|---|-----------------------------------|
| Supply Voltage (V _{CC}) | -0.5 to $+7.0$ V |
| DC Input Voltage (V _{IN}) | -1.5 to $V_{\rm CC}$ $+$ $1.5V$ |
| DC Output Voltage (V _{OUT}) | -0.5 to $V_{CC} + 0.5V$ |
| Clamp Diode Current (I _{IK} , I _{OK}) | \pm 20 mA |
| DC Output Current, per pin (I _{OUT}) | \pm 25 mA |
| DC V _{CC} or GND Current, per pin (I _{CC}) | \pm 50 mA |
| Storage Temperature Range (T _{STG}) | -65°C to $+150$ °C |
| | |

Power Dissipation (PD)

(Note 3) 600 mW S.O. Package only 500 mW 260°C

Lead Temp. (T_L) (Soldering 10 seconds)

| Operating Conditions | | | | | | | | |
|--|-----|----------|-------|--|--|--|--|--|
| | Min | Max | Units | | | | | |
| Supply Voltage (V _{CC}) | 2 | 6 | V | | | | | |
| DC Input or Output Voltage (V_{IN}, OUT) | 0 | V_{CC} | V | | | | | |
| Operating Temp. Range (TA) | | | | | | | | |
| MM74HC | -40 | +85 | °C | | | | | |
| MM54HC | -55 | +125 | °C | | | | | |
| Input Rise or Fall Times | | | | | | | | |
| (t_r, t_f) $V_{CC} = 2.0V$ | | 1000 | ns | | | | | |
| $V_{CC} = 4.5V$ | | 500 | ns | | | | | |
| $V_{CC} = 6.0V$ | | 400 | ns | | | | | |

DC Electrical Characteristics (Note 4)

| Symbol | Parameter | Conditions | V _{CC} | T _A = 25°C | | 74HC T _A = -40 to 85°C | 54HC T _A = -55 to 125°C | Units |
|-----------------|--------------------------------------|--|----------------------|-----------------------|-------------------|--------------------------------------|---------------------------------------|-------------|
| | | | | Тур | | Guaranteed | | |
| V_{IH} | Minimum High Level | | 2.0V | | 1.5 | 1.5 | 1.5 | V |
| | Input Voltage | | 4.5V 6.0V | | 3.15 4.2 | 3.15 4.2 | 3.15 4.2 | V V |
| V _{IL} | Maximum Low Level | | 2.0V | | 0.5 | 0.5 | 0.5 | V |
| | Input Voltage** | | 4.5V 6.0V | | 1.35 1.8 | 1.35 1.8 | 1.35 1.8 | V V |
| V _{OH} | Minimum High Level Output Voltage | V _{IN} =V _{IH} or V _{IL} I _{OUT} ≤20 μA | 2.0V | 2.0 | 1.9 | 1.9 | 1.9 | V |
| | | | 4.5V 6.0V | 4.5 6.0 | 4.4 5.9 | 4.4 5.9 | 4.4 5.9 | V V |
| | | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 4.0 \text{ mA}$ $ I_{OUT} \le 5.2 \text{ mA}$ | 4.5V 6.0V | 4.3 5.2 | 3.98 5.48 | 3.84 5.34 | 3.7 5.2 | V V |
| V _{OL} | Maximum Low Level Output Voltage | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \mu A$ | 2.0V 4.5V 6.0V | 0 0 0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V V V |
| | | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 4.0 \text{ mA}$ $ I_{OUT} \le 5.2 \text{ mA}$ | 4.5V 6.0V | 0.2 0.2 | 0.26 0.26 | 0.33 0.33 | 0.4 0.4 | V V |
| I _{IN} | Maximum Input Current | V _{IN} =V _{CC} or GND | 6.0V | | ±0.1 | ±1.0 | ±1.0 | μΑ |
| Icc | Maximum Quiescent Supply Current | V _{IN} =V _{CC} or GND I _{OUT} =0 μA | 6.0V | | 4.0 | 40 | 80 | μΑ |

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: For a power supply of 5V \pm 10% the worst case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC} = 5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

^{**} V_{IL} limits are currently tested at 20% of V_{CC} . The above V_{IL} specification (30% of V_{CC}) will be implemented no later than Q1, CY'89.

AC Electrical Characteristics $v_{CC}\!=\!5\text{V},\,T_{A}\!=\!25^{\circ}\text{C},\,C_{L}\!=\!15\,\text{pF},\,t_{r}\!=\!t_{f}\!=\!6\,\text{ns}$

| Symbol | Parameter | Conditions | Тур | Guaranteed Limit | Units |
|-------------------------------------|--|------------|-----|---------------------|-------|
| fMAX | Maximum Operating Frequency | | 72 | 30 | MHz |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay Clock to Q or Q | | 10 | 30 | ns |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay Preset or Clear to Q or Q | | 17 | 40 | ns |
| ^t REM | Minimum Removal Time, Preset or Clear to Clock | | 6 | 5 | ns |
| t _s | Minimum Setup Time Data to Clock | | 10 | 20 | ns |
| t _H | Minimum Hold Time Clock to Data | | 0 | 0 | ns |
| t _W | Minimum Pulse Width Clock, Preset or Clear | | 8 | 16 | ns |

AC Electrical Characteristics $C_L = 50 \text{ pF}, t_f = t_f = 6 \text{ ns}$ (unless otherwise specified)

| Symbol | Parameter | Conditions | Vcc | T _A = | 25°C | 74HC T _A = -40 to 85°C | 54HC T _A = -55 to 125°C | Units |
|-------------------------------------|---|-----------------|----------------------|------------------|-----------------------|--------------------------------------|---------------------------------------|-------------------|
| | | | | Тур | Typ Guaranteed Limits | | Limits | |
| f _{MAX} | Maximum Operating Frequency | | 2.0V 4.5V 6.0V | 22 72 94 | 6 30 35 | 5 24 28 | 4 20 24 | MHz MHz MHz |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay Clock to Q or Q | | 2.0V 4.5V 6.0V | 34 12 10 | 110 22 19 | 140 28 24 | 165 33 28 | ns ns ns |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay Preset or Clear To Q or Q | | 2.0V 4.5V 6.0V | 66 20 16 | 150 30 26 | 190 38 33 | 225 45 38 | ns ns ns |
| t _{REM} | Minimum Removal Time Preset or Clear To Clock | | 2.0V 4.5V 6.0V | 20 6 5 | 50 10 9 | 65 13 11 | 75 15 13 | ns ns ns |
| t _s | Minimum Setup Time Data to Clock | | 2.0V 4.5V 6.0V | 35 10 8 | 80 16 14 | 100 20 17 | 120 24 20 | ns ns ns |
| t _H | Minimum Hold Time Clock to Data | | 2.0V 4.5V 6.0V | | 0 0 0 | 0 0 0 | 0 0 0 | ns ns ns |
| t _W | Minimum, Pulse Width Clock, Preset or Clear | | 2.0V 4.5V 6.0V | 30 9 8 | 80 16 14 | 101 20 17 | 119 24 20 | ns ns ns |
| t _{TLH} , t _{THL} | Maximum Output Rise and Fall Time | | 2.0V 4.5V 6.0V | 25 7 6 | 75 15 13 | 95 19 16 | 110 22 19 | ns ns ns |
| t _r , t _f | Maximum Input Rise and Fall Time | | 2.0V 4.5V 6.0V | | 1000 500 400 | 1000 500 400 | 1000 500 400 | ns ns ns |
| C _{PD} | Power Dissipation Capacitance (Note 5) | (per flip-flop) | | 80 | | | | pF |
| C _{IN} | Maximum Input Capacitance | | | 5 | 10 | 10 | 10 | pF |

Note 5: CPD determines the no load dynamic power consumption, PD = CPD VCC² f + ICC VCC, and the no load dynamic current consumption, IS = CPD VCC f + ICC.

Physical Dimensions inches (millimeters) 0.785 (19.939) MAX [14] [13] [12] [11] [10] [9] [8] 0.025 (0.635) RAD 0.220-0.310 (5.588-7.874) 1 2 3 4 5 6 7 0.290-0.320 0.005 0.200 (D.127) MIN GLASS SEALANT (5.080) MAX 0.020-0.060 (7.366-8.128) 0.060 ±0.005 (1.524 ±0.127) 0.180 (0.508 - 1.524)MA 0.008-0.012 10° MAX (0.203-0.305) 0.310-0.410 D.018 ±0.003 0.125-0.200 0.098 (7.874 - 10.41)(0.457 ±0,076) (3.175-5.080) (2.489) MAX BOTH ENDS 0.100 ±0.010 0.150 (3.81) J14A (REV G) MIN Order Number MM54HC74J or MM74HC74J NS Package J14A 0.740 - 0.770 (18.80 - 19.56) 14 13 12 INDEX PIN NO. 1 0.092 (2.337) DIA 0.030 MAX (0.762) DEPTH 0.125 - 0.150 (3.175 - 3.810) 0.050±0.010 (1.270-0.254) TYP 0.325 +0.0 Order Number MM74HC74N NS Package N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408