ALL ELECTRONICS CORP.

CAT# LCD-32

SHARP

SPEC No. | HODEL No. | LC 9 2 Y 2 2 | LM 64 1 94 F

3. Mechanical Specifications

Table 1

Parazeter	Specifications	Unit
Outline dizensions	208 (W) × 148 (H) × 7MAX (D) \$1	===
Effective viewing Area	151 (W) × 113. 4 (H)	2.0
Display format	640 (W) × 480 (E) full dot	_
Dot size	0.21×0.21	20
Dot speciag	0.02	231
Dot color	Black #2#3	
Background color	White #2#3	_
Weight	Approx. 290	g

- #1 Excluded the allowance of deformation.
- \$2 Due to the characteristics of the LC material, the colors vary with environmental temperature.
- #3 Positive-type display

Displayed data 'H': Dots ON: Black Displayed data 'L': Dots OFF: White

4. Absolute Mexicum Ratings

4-1 Electrical absolute maximum ratings

Table 2

Parameter	Symbol	MIN.	MAX.	Unit	Remark
Supply voltage (Logic)	YDD-Yss	0	8.0	У	Ta=25°C
Supply voltage (LCD drive)	Y22-Y22	0	30.0	У	T=25°C
Input voltage	Y _{IN}	0	Yaa	Y	T=25°C

SPIC No.	HODEL No.
LC92Y22	LM64194F

5. Electrical Specifications

5-1 Electrical characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage (Logic)	Y22-423		4.75	5.0	5. 25	У
Supply voltage (LCD drive)	Yzz-Yss	Note 1) Note 2)	-23.0	-13.7	-14.1	У
Input signal voltage	V:н	'H' level	0.8Y==	<u> </u>	YDD	· y
		·L· level	0	_	0. 2Y==	γ
Input leakage current	I:z	E level	-		250	μA
		'L' level	-250	_	_	14 A
Supply current (Logic)	Iss		-	25	35	=A
Supply currect (LCD dirve)	Irr	Note 3)	-	21	28	πA
Power consumption	Pá		-	520	. 700	± ₩

Note 1) The viewing angle θ at which the optimum contrast is obtained by adjusting $Y_{zz}-Y_{zz}$. Before to Fig. 4 for the definition of θ .

Note 2) Max. and Min. values are specified as the Max. and Min. voltage within the condition of operational temperature range $(0\sim45^{\circ}\text{C})$.

Typ. values are specified as the typical voltage at 25°C.

Note 3) Display high frequency pattern.

 $Y_{DD} = 5Y, Y_{XX} - Y_{SS} = -18.7Y$, Frame frequency = 85Hz, Display pattern = 1bit checker

pattern OMOMOMOMOMOMOMOMOMOMOMOM

5-2 Input capacitance

Table 5

Signal	Input capacitance
S	40p7 TYP
CPI, DISP	250p7 TYP
CP2	200p7 TYP
DUO~DU3	200p7 TYP
DLO~DL3	200p7 TYP

SPIC	No.
J 1 U	110.

MODEL No.

LC92Y22

LM64194F

5-3 Interface signals

SHARP

Teble 6

O LCD (connector No. 1)

	COUNECTOL		1 7 1	
Pin No	Symbol	Description	Level	
ı	S	Scan start-up signal	. H.	
2	CPI	Input data latch signal	H→L	
3	CP2	Data input clock signal	E→T	
4	DISP	Display control signal	Display on " H"	
			off'L'	
5	פבץ	Power supply for logic and LCD (+5Y)	-	
8	Yss	Ground potential		
7	Yzz	Power supply for LCD (-)	-	
8	DUO			
9	DUI	Display data signal (Upper half)	H (ON), L (OFF)	
10	DU2			
11	DU3			
12	DLO			
13	DL1	Display data signal (Lower half)	H (ON), L (OFF)	
14	DL2			
15	DL3	1		

O SENSOR BOARD (Connector No. 2)

ם אנטטאנים	Chira (Con	100 B/	
Pin No	Symbol	Description	Type
1	DGND	Digitizer Ground line	
2~15	A28~15	Sensor Input/Output	analog

O SINSOR BOARD (Connector No. 3)

Pin No	Symbol	Description	Type
1~14	A14~1	Sensor Input/Output -	analog
15	DGND	Digitizer Ground line	· .

Note 1) The symbols like 'Al', 'A2' ···· are corresponding to the Input/Output pin No. of WACOM switch IC 'W6002F'.

Note 2) Pin No. and its location are shown in Fig. 8.

Used connector (CN1) : 52271-1517 (MOLEX)
Used connector (CN2, 3) : 52297-1517 (MOLEX)

Mating cable (CN1~3): 15pins 1mm Pitch FFC or FPC, Conductor width 0.7mm

length 2.7mm

Contact portion

thickness 0.3mm

SPEC No. LC92Y22

LM64194F

MODEL No.

Table 7 Interface timing ratings 44

Item	Simbol	Rating			Unit
·		MIN.	TYP.	MAX.	7
Frame cycle	Trem	8.0*1		16.9	25
CP2 clock cycle	Īc22	152	<u></u>		ns
"H" level clock width	tors	65			ns.
'L' level clock width	torz	55			DS
'H' level latch clock width	tira	70			ns
Data set up time	tsu	50			Es
Data hold time	l _E	40			ns.
S set up time	t _{ssu}	100			ns
S hold time	tsu	100			ns
CP2 † clock allowance time from CP1 +	tsai	0			DS .
CP1 † clock allowance time from CP2 +	ts:2	0		ĺ	ns
Clock rise/fall time	tr, tf			t-2=2	ns

\$1: LCD unit functions at the miniman frame cycle of 8 ms Maximum frame frequency of 125Ez). Owing to the characteristics of LCD unit, 'shedowing' will become more eminent as frame frequency goes up, while flicker will be reduced.

According to our experiments, frame cycle of 11.7 ms Min. or frame frequency of 85 Hz Max. will demonstrate optimum display quality in termsof flicker and 'shadowing'. But since indgement of display quality is subjective and display quality such as 'shadowing' is pattern dependent, it is recommended that decision of frame cycle or frame frequency, to which power consumption of the LCD unit is propotional, be made based on your own through testing on the LCD unit with every possible patterns displayed on it.

#2: tre = 50 in case to= (Top2-town-town) /2 ≥ 50 $t_{rr} = t_{cr}$ in case $t_{cr} = (T_{cp2} - t_{cwn} - t_{cwn})/2 < 50$

ເລະ	200	11
יארו	и.	NO.

MODEL No.

LC92Y22

LM64194F

6. Display Driving Method

SHARP

6. 1 Circuit configuration

Fig. 7 shows the block diagram of the Unit's circuitry.

8. 2 Display Pace Configuration

The display face electrically consists of two (upper and lower) display segments so that the unit may offer higher contrast by reducing drive duty ratio. Each display segment $(640 \times 240 \text{ dots})$ is driven at 1/240 duty ratio.

6.3 Input Data and Control Signal

The LCD driver is 80 bits LSI, consisting of shift registers, latch circuits and LCD driver circuits.

Display data which are externally divided into data for each row (840dots) will be sequentially transferred in the form of 4-bit parallel data through shift registers by Clock Signal CP2 from the left top of the display face.

Then data of one row (640dots) have been input, they will be latched in the form of parallel data for 840 lines of signal electrodes by latch signal CP1. Then the corresponding drive signal will be transmitted to the 640 lines of column electrodes of the LCD panel by the LCD drive circuits.

At this time, scan start-up signal S has been transferred from the scan signal driver to the 1st row of scan electrodes, and the contents of the data signals are displayed on the 1st rows of upper and lower half of the display face according to the combinations of voltages applied to the scan and signal electrodes of the LCD.

While the 1st rows of data are being displayed, the 2nd rows of data are entered. When 640 dots of data have been transferred then latched on the falling edge of CP1 clock, the display face proceeds to the 2nd rows of display.

Such data input will be repeated up to the 240th row of each display segment, from upper to lower rows, to complete one frame of display by time sharing method. Then data input proceeds to the next display face.

Scan start-up signal S generates scan signal to drive horizontal electrodes.

Since DC voltage, if applied to LCD panel, causes chemical reaction which will

LC92Y22

LM64194F

Because of the characteristics of the CMOS driver LSI, the power consumption of the unit goes up as the operating frequency CP2 increases. Thus the driver LSI applies the system of transferring 4-bits parallel data through the 4 lines of shift registers to reduce the data transfer speed CP2. Thanks to the LSI, the power consumption of the unit will be minimized.

In this circuit configuration, 4-bit display data shall be therefore input to data input pins of DU₀₋₃ (upper display segment) and DL₀₋₃ (lower display segment).

Furthermore the LCD unit adopts bus line system for data input to minimize the power consumption. In this system data input terminal of each driver LSI activated only when relevant data input is fed.

Data input for column electrodes of both the upper and the lower display segment and chip select of driver LSI are made as follows:

The driver LSI at the left end of the display face is first selected, and the adjacent driver LSI of the right side is selected when 80 dots data (20CP2) is fed. This process is sequentially continued until data is fed to the driver LSI at the right end of the display face.


This process is simultaneously followed at the column drivers LSI's of both the upper and the lower display segments. Thus data input for both the upper and the lower display segments must be fed through 4-bit bus line sequentially from the left end of the display face.

Since this graphic display unit contains no reflesh RAM, it requires data and timing pulse inputs even for static display.

The timing chart of input signals are shown in Fig. 3 and Table 7.

SPEC No. MODEL No.
LC92Y22 LM64194F

SHARP



*1 MG: M GENERATOR CIRCUIT *2 BG: BIAS GENERATOR CIRCUIT

Fig 7. Circuit block diagram

SPEC 1	Yo.	HODEL	No.
		1	

LC92Y22

LM64194F

SHARP

8. Digitizer Specifications

8-1. Performance specification

1) Sensing method system

:Electromagnetic Give and Receive Action

2) Active area

:149.2(W) × 112.4(E) ==

3) Resolution

:0.1mm

4) Accuracy

:±0.5mm (measured on protective glass)

5) Coordinate reading speed (tracking speed):205-pps (or 2m per sec)

6) Proximity with specified accuracy

:0~5mm above protective glass

7) Power voltage

:DC +5Y±10%, DC -5Y±5%

1710401 1011460

:Low scan 35mm (typ)

8) Power requirement

High scan 300mm (typ)

9) I/?

:8 bit parallel bus

Wacom standard serial

8-2. Conditions

ISD Evaluation Baby Board

: TB-A221-1947 (WACOM)

ISD Serial Mother Board

: PB-A179 (WACOM)

Eaby Board - Sensor I/7 Cable

: PB-A231

(WACOM)

The specifications shown above are defined by using above Evaluation Board and Serial Mother Board.

Since the digitizer technology used in the LCD unit is sensitive to metal mass/various noises, the performance is system dependent.


Thorough evaluation of the LCD unit with its host equipment shall be conducted, therefore, to ensure the specified performance with production unit of host equipment.

8-3. Configuration of integral-components to drive built-in sensor board

The following components shall be procured separately to drive the sensor board of LM641947 properly.

Stylus	UP series	(WACOM)
Co-processor	M37700 series	(WACOM)
I/F controller	W50007	(WACOM)
Analog controller	¥60017	(WACOM)
Switch IC	W6002F	(WACOM)


SPEC No. | MODEL No. | LC92Y22 | LM64194F |



ISD Controller

7ig. 9 Configuration

SPEC No. | MODEL No. | LC92Y22 | LM64194F |



		P	OWER O	N		
SYMEOI	with	DISP	cont	rolaitho	ut DISP	control
å	0	Es MI	₹.	0	es MIN.	
•				20	ES MAX.	
b	0	es MIX	7.	20	is MIN.	
С	20	ms MIN	i.			
d	0	ms MIN	i.	1	-	_
е		_		0	zs MIN.	
Î	0	ms MIN			(HOTE2)	
g		-		0	zs MIN.	
				100	ms-HAX.	

			PC	WER	OF	7	-				
SYMBOI	With	DI	SP.	0 1	tro	1 l	Witho	o t	DISP	con	trol
h	0	ΞS	HIN.				0	=s	MIN.		
							20	25	MAX.		
i	0	zs.	MIN.				20	=s	HIN.		
j	20	I S	MIN.						-		
k	0	ES	MIN.						_		
1		•	-				0	=s	MIN.		
ì	· - 0	25	MIN.					(NO	TZ2)		
n		-	•				100	ĖS	MIN.	•	
					•						

- (NOTZ 1) Power ON/OFF cycle time. All signals and power line shall be in accordance with above sequence in case of power ON/OFF.
- (NOTE 2) YEE to be set at 'YDD level' or 'open'. YEE should be in accordance with the dotted line when DISP(display control signal) is not used.
- (NOTZ 3) Connection of DISP (pin. No. 4)


Owith DISP control

Input DISP control signal shown on this page.

Γ		7	
<u> </u>	YDD	-	- YDD
	DISP	+	- DISP

Owithout DISP control

DISP to be connected with YDD.



SPEC No. MODEL No.

LC92610 LM64P90

1. Application

This data sheet is to introduce the specification of LM64P90, Passive Matrix type LCD Unit with digitizer board built in.

2. Construction and Outline

Construction: 540 × 480 dots display unit consisting of an LCD panel,

PWB (printed wiring board) with electronic components

mounted onto, TAB (tape automated bonding) to connect the LCD panel
and PWB electrically, and plastic chassis with CCFT backlight
and digitizer board, and plastic chassis to fix them mechanically.

(with Anti-glare treatment.

Pencil hardness 3E.)

PLASTIC CHASSIS PROTECTIVE GLASS

LSI (TAB)

LCD

LIGHT PIPE CCFT

PLASTIC CHASSIS

BACKLIGHT HOLDER

SENSOR BOARD

SHIELD

Outline : See Fig. 10

Connection : See Fig. 10 and Table 8