

Rail-to-Rail Output Audio Amplifiers

SSM2275/SSM2475*

FEATURES

Single or Dual-Supply Operation Excellent Sonic Characteristics

Low Noise: 7 nV/√Hz Low THD: 0.0006% Rail-to-Rail Output

High Output Current: ±50 mA

Low Supply Current: 1.7 mA/Amplifier

Wide Bandwidth: 8 MHz High Slew Rate: 12 V/μs No Phase Reversal Unity Gain Stable

Stable Parameters Over Temperature

APPLICATIONS

Multimedia Audio Professional Audio Systems High Performance Consumer Audio Microphone Preamplifier MIDI Instruments

GENERAL DESCRIPTION

The SSM2275 and SSM2475 use the Butler Amplifier front end, which combines both bipolar and FET transistors to offer the accuracy and low noise performance of bipolar transistors and the slew rates and sound quality of FETs. This product family includes dual and quad rail-to-rail output audio amplifiers that achieve lower production costs than the industry standard OP275 (the first Butler Amplifier offered by Analog Devices). This lower cost amplifier also offers operation from a single 5 V supply, in addition to conventional ±15 V supplies. The ac performance meets the needs of the most demanding audio applications, with 8 MHz bandwidth, 12 V/µs slew rate and extremely low distortion.

The SSM2275 and SSM2475 are ideal for application in high performance audio amplifiers, recording equipment, synthesizers, MIDI instruments and computer sound cards. Where cascaded stages demand low noise and predictable performance, SSM2275 and SSM2475 are a cost effective solution. Both are stable even when driving capacitive loads.

The ability to swing rail-to-rail at the outputs (see Applications section) and operate from low supply voltages enables designers to attain high quality audio performance, even in single supply systems. The SSM2275 and SSM2475 are specified over the extended industrial (–40°C to +85°C) temperature range. The SSM2275 is available in 8-lead plastic DIPs, SOICs, and microSOIC surfacemount packages. The SSM2475 is available in narrow body SOICs and thin shrink small outline (TSSOP) surface-mount packages.


*Protected by U.S. Patent No. 5,101,126.


REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

PIN CONFIGURATIONS


8-Lead Narrow Body SOIC 14-Lead Narrow Body SOIC (SO-8) (R-14)







8-Lead microSOIC (RM-8)







8-Lead Plastic DIP (N-8)



SSM2275/SSM2475—SPECIFICATIONS

ELECTRICAL CHARACTERISTICS ($V_s = \pm 15 \text{ V}, T_A = +25^{\circ}\text{C}, V_{CM} = 0 \text{ V}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
INPUT CHARACTERISTICS						
Offset Voltage	Vos			1	4	mV
	_	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		1	6	mV
Input Bias Current	I_{B}	400C 4 T 4 1050C		250	400	nA
I	_	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		300	500	nA
Input Offset Current	Ios	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		5 15	75 125	nA nA
Input Voltage Range	$V_{\rm IN}$	$V_S = \pm 15 \text{ V}$	-14	15	+14	V
Common-Mode Rejection Ratio	CMRR	$ V_{S} - \pm 15 V_{CM} \le +12.5 V_{CM$	80	100	114	dB
Common-Wode Rejection Ratio	Civile	$-40^{\circ}\text{C} \le \text{T}_{A} \le +85^{\circ}\text{C},$	00	100		ub
		$-12.5 \text{ V} \le \text{V}_{\text{CM}} \le +12.5 \text{ V}$	80	100		V/mV
$A_{ m VO}$		$R_L = 2 k\Omega, -12 V \le V_O \le +12 V$	100	240		V/mV
1200		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	80	120		V/mV
OUTPUT CHARACTERISTICS						
Output Voltage, High	V_{OH}	$I_L \le 20 \text{ mA}$	14	14.5		V
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	14.5	14.7		V
Output Voltage, Low	V_{OL}	$I_L = 20 \text{ mA}$		-14	-13.5	V
		$I_L = 10 \text{ mA}$			-14.4	V
	_	$I_L = 10 \text{ mA}, -40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$			-13.9	V.
Output Short Circuit Current Limit	I_{SC}	4000 AFE A 10500	±25	±50	±75	mA
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	±17	±40	±80	mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$\pm 2.5 \text{ V} \le \text{V}_{\text{S}} \le \pm 18 \text{ V}$	85	110		dB
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	80	105		dB
Supply Current/Amplifier	I_{SY}	$V_0 = 0 V$		1.7	2.9	mA
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		1.75	3.0	mA
DYNAMIC PERFORMANCE						
Total Harmonic Distortion	THD	$R_L = 10 \text{ k}\Omega$, $f = 1 \text{ kHz}$, $V_O = 1 \text{ V rms}$		0.000	6	%
Slew Rate	SR	$R_L = 2 k\Omega 50 pF$	9	12		V/µs
Gain Bandwidth Product	GBW			8		MHz
Channel Separation	CS	$R_L = 2 \text{ k}\Omega, \text{ f} = 1 \text{ kHz}$		128		dB
NOISE PERFORMANCE						
Voltage Noise Spectral Density	e _n	f > 1 kHz		8		nV/\sqrt{Hz}
Current Noise Spectral Density	i _n	f > 1 kHz		< 1		pA/\sqrt{Hz}

-2-

Specifications subject to change without notice.

REV. A

SSM2275/SSM2475

$\textbf{ELECTRICAL CHARACTERISTICS} \quad (V_S = +5 \text{ V}, T_A = +25^{\circ}\text{C}, V_{CM} = 2.5 \text{ V unless otherwise noted})$

Parameter	Symbol	Conditions	Min	Тур	Max	Units
INPUT CHARACTERISTICS						
Offset Voltage	Vos			1	4	mV
I Di G	_	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		1	6	mV
Input Bias Current	$I_{\rm B}$	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		250 300	400 500	nA nA
Input Offset Current	I _{OS}	-40 C 2 1 _A 2 103 C		5	75	nA
r		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		15	125	nA
Input Voltage Range	V_{IN}		0.3		4.7	V
Common-Mode Rejection Ratio	CMRR	$+0.8 \text{ V} \le \text{V}_{\text{CM}} \le +2 \text{ V}$		85		dB dB
$A_{ m VO}$		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$ $\text{R}_{\text{L}} = 2 \text{ k}\Omega, -0.5 \text{ V} \le \text{V}_{\text{O}} \le +4.5 \text{ V}$	25	80 60		V/mV
1100		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	20	50		V/mV
OUTPUT CHARACTERISTICS						
Output Voltage, High	V_{OH}	$I_L \le -15 \text{ mA}$	4.2	4.5		V
		$I_L \le -10 \text{ mA}, -40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$	4.5	4.8		V
Output Voltage, Low	V_{OL}	$I_L \le -15 \text{ mA}$		0.6 0.3	1.0 0.5	V V
		$I_L \le -10 \text{ mA}$ $I_L \le -10 \text{ mA}, -40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$		0.3	1.1	V
Output Short Circuit Current Limit	I_{SC}	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		40	1.1	mA
POWER SUPPLY						
Supply Current/Amplifier	I_{SY}	$V_O = 0 V$		1.7	2.9	mA
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		1.75	3.0	mA
DYNAMIC PERFORMANCE						
Total Harmonic Distortion	THD	$R_L = 10 \text{ k}\Omega, f = 1 \text{ kHz}, V_O = 1 \text{ V rms}$		0.000	6	%
Slew Rate	SR	$R_L = 2 k\Omega 50 pF$		12		V/µs
Gain Bandwidth Product Channel Separation	GBW CS	$R_{L} = 2 k\Omega 10 pF$ $R_{L} = 2 k\Omega, f = 1 kHz$		6 128		MHz dB
	CS .	N 2 K12, 1 - 1 K112		120		ub
NOISE PERFORMANCE		f > 1 kHz		0		nV/\sqrt{Hz}
Voltage Noise Spectral Density Current Noise Spectral Density	e _n	f > 1 kHz		8 < 1		pA/\sqrt{Hz}
- Carrent 11015c Opecitar Bensity	-n	1. 11111		- 1		PIN TILE

Specifications subject to change without notice.

REV. A -3-

SSM2275/SSM2475

ABSOLUTE MAXIMUM RATINGS1

Supply Voltage (V _S)	±18 V
Input Voltage (V _{IN})	±15 V
Differential Input Voltage ²	±15 V
Storage Temperature Range65°C to +	-150°C
Operating Temperature Range40°C to	+85°C
Junction Temperature Range −65°C to +	-150°C
Lead Temperature Range (Soldering, 60 sec) +	-300°C
ESD Susceptibility	2,000 V

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 2For supplies less than ± 15 V, the input voltage and differential input voltage must be less than ± 15 V.

Package Type	$\theta_{JA}\star$	$\theta_{ m JC}$	Units	
8-Lead Plastic DIP	103	43	°C/W	
8-Lead SOIC	158	43	°C/W	
8-Lead microSOIC	206	43	°C/W	
14-Lead SOIC	120	36	°C/W	
14-Lead TSSOP	180	35	°C/W	

 $^{^{\}star}\theta_{JA}$ is specified for the worst case conditions, i.e., for device in socket for DIP packages and soldered onto a circuit board for surface mount packages.

ORDERING GUIDE

Model	Temperature	Package	Package
	Range	Description	Options
SSM2275P	-40°C to +85°C	8-Lead PDIP	N-8
SSM2275S	-40°C to +85°C	8-Lead SOIC	SO-8
SSM2275RM	-40°C to +85°C	8-Lead microSOIC	RM-8
SSM2475S	−40°C to +85°C	14-Lead SOIC	R-14
SSM2475RU	−40°C to +85°C	14-Lead TSSOP	RU-14

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the SSM2275/SSM2475 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.






Figure 1. Phase/Gain vs. Frequency




Figure 2. Phase/Gain vs. Frequency

SSM2275/SSM2475

SPICE Macro-model

The SPICE macro-model for the SSM2275 is shown in Listing 1 on the following page. This model is based on typical values for the device and can be downloaded from Analog Devices' Internet site at www.analog.com. The model uses a common emitter output stage to provide rail-to-rail performance. A resistor and dc voltage source, in series with the collector, accurately portray output dropout voltage versus output current. The VCMH and VCML sources set the upper and lower limits of the input common mode voltage range. Both are set up as a function of the supply voltage to mimic the varying common mode range with supply voltage. The EOS voltage source establishes the offset voltage and is also used to create the commonmode rejection and power supply rejection characteristics for the model.

A secondary pole section is also set up to vary the gain bandwidth product and phase margin of the model based on the supply voltage. The H1 and VR1 sources set up an equivalent resistor that is linearly varied with supply voltage. This equivalent resistance, in parallel with C2, creates the secondary pole. G2 is also linearly varied to increase the GBW at higher supply voltages. With a supply voltage of 5 V, the gain bandwidth product is 6.3 MHz with a 47 degree phase margin. At a 30 V supply voltage, the GBW product moves out to 7.5 MHz with 48° phase margin.

The broadband input referred voltage noise for the model is $6.8 \text{ nV/}\sqrt{\text{Hz}}$. Flicker noise characteristics are also accurately modeled with the 1/f corner frequency set through the KF and AF terms in the input stage transistors. Finally, a voltage-controlled current source, GSY, is used to model the amplifier's supply current versus supply voltage characteristics.




Figure 42. A Smoothing Filter for an 18-Bit Stereo DAC

-14- REV. A