

# MM54HC283/MM74HC283 4-Bit Binary Adder with Fast Carry

## **General Description**

This full adder performs the addition of two 4-bit binary numbers utilizing advanced silicon-gate CMOS technology. The sum  $(\Sigma)$  outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. These adders feature full internal look ahead across all four bits. This provides the system designer with partial look-ahead performance at the economy and reduced package count of a ripple-carry implementation.


The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{\rm CC}$  and ground.

#### **Features**

- Full-carry look-ahead across the four bits
- Systems achieve partial look-ahead performance with the economy of ripple carry
- Wide supply range: 2V to 6V
- Low quiescent power consumption: 8 µA at 25°C
- Low input current: 1 µA maximum

## **Connection Diagram**

#### **Dual-In-Line Package**



TL/F/5332-1

Order Number MM54HC283 or MM74HC283

# Absolute Maximum Ratings (Notes 1 & 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Dissipation (PD)

(Note 3) 600 mW S.O. Package only 500 mW

Lead Temperature  $(T_L)$ 

(Soldering 10 seconds)

Operating Conditions													
	Min	Max	Units										
Supply Voltage (V <sub>CC</sub> )	2	6	V										
DC Input or Output Voltage $(V_{IN}, V_{OUT})$	0	$V_{CC}$	V										
Operating Temp. Range (T <sub>A</sub> )													
MM74HC	-40	+85	°C										
MM54HC	-55	+125	°C										
Input Rise or Fall Times													
$(t_r, t_f)$ $V_{CC} = 2.0V$		1000	ns										
$V_{CC} = 4.5V$		500	ns										
$V_{CC} = 6.0V$		400	ns										

### **DC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> =	= 25°C	74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	Units
				Тур				
V <sub>IH</sub>	Minimum High Level Input Voltage		2.0V 4.5V 6.0V		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V V V
V <sub>IL</sub>	Maximum Low Level Input Voltage**		2.0V 4.5V 6.0V		0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V V
V <sub>OH</sub>	Minimum High Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20 \mu A$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 4.0 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	V V
V <sub>OL</sub>	Maximum Low Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20 \mu A$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 4.0 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V V
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0V		±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V		8.0	80	160	μΑ

260°C

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C. Note 4: For a power supply of 5V  $\pm$ 10% the worst case output voltages ( $V_{OH}$ , and  $V_{OL}$ ) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC}$ =5.5V and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage current ( $I_{IN}$ ,  $I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage and so the 6.0V values should be used.

Note 2: Unless otherwise specified all voltages are referenced to ground.

<sup>\*\*</sup>VIL limits are currently tested at 20% of V<sub>CC</sub>. The above V<sub>IL</sub> specification (30% of V<sub>CC</sub>) will be implemented no later than Q1, CY'89.

# AC Electrical Characteristics $V_{CC}=5V,\,T_A=25^{\circ}C,\,C_L=15\,pF,\,t_f=t_f=6\,ns$

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay From C0 to $\Sigma 1$ or $\Sigma 2$		18	27	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay From C0 to Σ3		18	27	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay From C0 to Σ4		20	30	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay From A1 or B1 to $\Sigma$ 1		17	26	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay From C0 to C4		22	32	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay From A1 or B1 to C4		22	32	ns

# AC Electrical Characteristics $C_L = 50 \ pF, \, t_f = t_f = 6 \ ns$ (unless otherwise specified)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> =	25°C	74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	Units
				Тур		Guaranteed		
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay From C0 to $\Sigma 1$ or $\Sigma 2$		2.0V 4.5V 6.0V	60 21 18	150 30 26	188 37 32	225 45 39	ns ns ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay From C0 to Σ3		2.0V 4.5V 6.0V	60 21 18	150 30 26	188 37 32	225 45 39	ns ns ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay From C0 to Σ4		2.0V 4.5V 6.0V	65 24 19	162 34 28	202 43 35	243 51 42	ns ns ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay From A1 or B1 to Σ1		2.0V 4.5V 6.0V	60 22 18	150 33 27	188 41 34	225 50 41	ns ns ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay From C0 to C4		2.0V 4.5V 6.0V	70 26 21	175 39 32	219 49 40	263 59 46	ns ns ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay From A1 or B1 to C4		2.0V 4.5V 6.0V	70 26 21	175 39 32	219 49 40	263 59 46	ns ns ns
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output Rise and Fall Time		2.0V 4.5V 6.0V	28 8 7	75 15 13	95 19 16	110 22 19	ns ns ns
C <sub>IN</sub>	Maximum Input Capacitance			6	10	10	10	pF
C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)			150				pF


Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \, V_{CC}^2 \, f + I_{CC} \, V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \, V_{CC} \, f + I_{CC}$ .


# **Truth Table**

								Output											
Input							nen = L						nen – H						
								When C2=L								When C2 = H			
Α1	А3	В1	В3	<b>A2</b>	<b>A</b> 4	B2	В4	Σ1	Σ3	Σ2	Σ4	C2	C4	Σ1	Σ3	Σ2	Σ4	C2	C4
	L	L	-	l	_	l	L	l	_	l	-	l	_	ŀ	+	l	L	Ĺ	
	┥	l	-	l	-	l	_		+	l l	-		-	l	L		+	L	
	_	H		L	-	l	_	1	Н	[	-		-	L			+	L	
1	┥	H	1	l	-	l	_		-	H   L		H		H		L			
	L	l	-		+	l	_		-	H   L		Н		H		L			
	┥	l	-	H		l	L		Н		H   L		-	l	L	l	_	H	
	L	H		H		l	_	1	+	H   L		l	L	l	_	H			
	+	H	1	H	+		L		_	L   H		H		L		H			
	L	l	-	l	-		+		_	H   L		_	Н		H		L		
1	┥	l	-	l	-		+		+	Н		L		L		L		H	
	_	H		L	-		4	Н		Н		L		L		L		H	
	┥	H	1	l	-		+	L		L		H		Н		L		Н	
	_	L	-		+		+	L		L	-	-		H	+	L	L.		1
1	┥	L	-	H			4	H		[	-	1		[	_		+		+
	L	H		H			+	+	+	L		L H		l	L		+		1
H	1	H	1	H	+	H	1	l		H	1	H	1	H	+	H	1	H	1

H = high level, L = low level

Note: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs  $\Sigma 1$  and  $\Sigma 2$  and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs  $\Sigma 3$ ,  $\Sigma 4$ , and C4





#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408