

## MM54HC273/MM74HC273 Octal D Flip-Flops with Clear

### **General Description**

These edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flip-flops. They possess high noise immunity, low power, and speeds comparable to low power Schottky TTL circuits. This device contains 8 master-slave flip-flops with a common clock and common clear. Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the CLOCK input. The CLEAR input when low, sets all outputs to a low state.


Each output can drive 10 low power Schottky TTL equivalent loads. The MM54HC273/MM74HC273 is functionally

as well as pin compatible to the 54LS273/74LS273. All inputs are protected from damage due to static discharge by diodes to V<sub>CC</sub> and ground.

#### **Features**

- Typical propagation delay: 18 ns
- Wide operating voltage range
- Low input current: 1 µA maximum
- Low quiescent current: 80 µA (74 Series)
- Output drive: 10 LS-TTL loads

### **Connection Diagram**



**Top View** 

Order Number MM54HC273 or MM74HC273

#### **Truth Table**

CLEAR

#### (Each Flip-Flop)

	Outputs		
Clear	Clock	D	Q
L	Х	Х	L
Н	<b>↑</b>	Н	Н
Н	<b>1</b>	L	L
Н	L	Х	$Q_0$

- H = high level (steady state) L = low level (steady state)

- X = don't care

  ↑ = transition from low to high level
- the level of Q before the indicated steady state input conditions were established

10

TL/F/5331-1

GND

## Absolute Maximum Ratings (Notes 1 and 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.5 to $+7.0$ V
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{\rm CC} + 1.5$ V
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ to $V_{\rm CC}$ + $0.5$ V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	$\pm$ 20 mA
DC Output Current, per pin (IOUT)	$\pm$ 25 mA
DC V <sub>CC</sub> or GND Current, per pin (I <sub>CC</sub> )	$\pm$ 50 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C

Power Dissipation (PD)

 (Note 3)
 600 mW

 S.O. Package only
 500 mW

 Lead Temp. (T<sub>L</sub>) (Soldering 10 seconds)
 260°C

**Operating Conditions** 

Supply Voltage (V <sub>CC</sub> )	Min 2	<b>Max</b> 6	Units V
DC Input or Output Voltage $(V_{IN}, V_{OUT})$	0	$V_{CC}$	V
Operating Temp. Range (T <sub>A</sub> ) MM74HC MM54HC	-40 -55	+85 +125	°C
		1000 500 400	ns ns ns

### **DC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = 25°C		74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	Units
				Typ Guaranteed Limits			1	
$V_{IH}$	Minimum High Level		2.0V		1.5	1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
$V_{IL}$	Maximum Low Level		2.0V		0.5	0.5	0.5	V
	Input Voltage**		4.5V		1.35	1.35	1.35	V
			6.0V		1.8	1.8	1.8	V
	Minimum High Level Output Voltage	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	2.0V	0.0	1.9	1.9	1.0	v
	Output voitage	I <sub>OUT</sub>  ≤20 μA	4.5V	2.0 4.5	4.4	4.4	1.9 4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 4.0 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	V
V <sub>OL</sub>	Maximum Low Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20 \mu A$	2.0V 4.5V	0	0.1	0.1 0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 4 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V V
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0V		±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>OUT</sub> =0 μA	6.0V		8	80	160	μΑ

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

 $<sup>\</sup>textbf{Note 3:} \ Power \ Dissipation \ temperature \ derating -- plastic \ "N" \ package: -12 \ mW/°C \ from \ 65°C; \ ceramic \ "J" \ package: -12 \ mW/°C \ from \ 100°C \ to \ 125°C.$ 

Note 4: For a power supply of 5V  $\pm$  10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

<sup>\*\*</sup>V<sub>IL</sub> limits are currently tested at 20% of V<sub>CC</sub>. The above V<sub>IL</sub> specification (30% of V<sub>CC</sub>) will be implemented no later than Q1, CY'89.

## AC Electrical Characteristics $v_{CC}\!=\!5\text{V},\,T_{A}\!=\!25^{\circ}\text{C},\,C_{L}\!=\!15\,\text{pF},\,t_{r}\!=\!t_{f}\!=\!6\,\text{ns}$


Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
f <sub>MAX</sub>	Maximum Operating Frequency		50	30	MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Clock to Output		18	27	ns
t <sub>PHL</sub>	Maximum Propagation Delay, Clear to Output		18	27	ns
t <sub>REM</sub>	Minimum Removal Time, Clear to Clock		10	20	ns
t <sub>s</sub>	Minimum Setup Time Data to Clock		10	20	ns
t <sub>H</sub>	Minimum Hold Time Clock to Data		-2	0	ns
t <sub>W</sub>	Minimum Pulse Width Clock or Clear		10	16	ns

## AC Electrical Characteristics $C_L = 50 \text{ pF}$ , $t_r = t_f = 6 \text{ ns}$ (unless otherwise specified)


Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> =25°C		74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	Units
				Тур		Guaranteed		
f <sub>MAX</sub>	Maximum Operating Frequency		2.0V 4.5V 6.0V	16 74 78	5 27 31	4 21 24	3 18 20	MHz MHz MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Clock to Output		2.0V 4.5V 6.0V	38 14 12	135 27 23	170 34 29	205 41 35	ns ns ns
t <sub>PHL</sub>	Maximum Propagation Delay, Clear to Output		2.0V 4.5V 6.0V	42 19 18	135 27 23	170 34 29	205 41 35	ns ns ns
t <sub>REM</sub>	Minimum Removal Time Clear to Clock		2.0V 4.5V 6.0V	0 0 0	25 5 4	32 6 5	37 7 6	ns ns ns
t <sub>s</sub>	Minimum Setup Time Data to Clock		2.0V 4.5V 6.0V	26 7 5	100 20 17	125 25 21	150 30 25	ns ns ns
t <sub>H</sub>	Minimum Hold Time Clock to Data		2.0V 4.5V 6.0V	-15 -6 -4	0 0 0	0 0 0	0 0 0	ns ns ns
t <sub>W</sub>	Minimum Pulse Width Clock or Clear		2.0V 4.5V 6.0V	34 11 10	80 16 14	100 20 18	120 24 20	ns ns ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Time, Clock		2.0V 4.5V 6.0V		1000 500 400	1000 500 400	1000 500 400	ns ns ns
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output Rise and Fall Time		2.0V 4.5V 6.0V	28 11 9	75 15 13	95 19 16	110 22 19	ns ns ns
C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)	(per flip-flop)		45				pF
C <sub>IN</sub>	Maximum Input Capacitance			7	10	10	10	pF


Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$ 

# **Logic Diagram**



TL/F/5331-2





#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408