## MC6850 ACIA/UART

- Designed for use in 6800-based systems
  - ◆ Precursor to 68HC11
- Device properties
  - ♦ 8 or 9 data bits
  - ◆ Even, odd, or no parity
  - ◆ 1 or 2 stop bits
  - Parity, overrun, and framing error checks
  - ◆ Internal baud clock prescaler (1, 16, 64)
  - ◆ Up to 1 MHz


## MC6850 Pin-Out

- Microprocessor pins
  - ◆ Data bus: D0-D7
  - ◆ Control: R/W, E, CS
  - ◆ Address: RS, CS
  - ◆ Other: IRQ
- EIA-232 pins
  - ◆ Data: Rx, Tx
  - ◆ Control: RTS, CTS, DCD
  - ◆ Baud Clock: Rx, Tx

# MC6850 Registers/Ports

TABLE 1 — DEFINITION OF ACIA REGISTER CONTENTS

Data Bus Line Number	Buffer Address			
	RS • R/W Transmit Data Register (Write Only)	RS • R/W  Receive  Data  Register  (Read Only)	RS • R/W  Control Register (Write Only)	RS • R/W  Status Register (Read Only)
0	Data Bit 0*	Data Bit 0	Counter Divide Select 1 (CRO)	Receive Data Register Full (RDRF)
1	Data Bit 1	Data Bit 1	Counter Divide Select 2 (CR1)	Transmit Data Register Empty (TDRE)
2	Data Bit 2	Data Bit 2	Word Select 1 (CR2)	Data Carrier Detect (DCD)
3	Data Bit 3	Data Bit 3	Word Select 2 (CR3)	Clear to Send
4	Data Bit 4	Data Bit 4	Word Select 3 (CR4)	Framing Error (FE)
5	Data Bit 5	Data Bit 5	Transmit Control 1 (CR5)	Receiver Overrun (OVRN)
6	Data Bit 5	Data Bit 6	Transmit Control 2 ICR61	Parity Error (PE)
7	Data Bit 7***	Data Bit 7**	Receive Interrupt Enable (CR7)	Interrupt Request




### Other UARTs

- Wider feature set
  - ♦ 5-9 data bits
  - ♦ 1-2 stop bits in fractional steps
  - ♦8 or more baud rate settings
- Additional complexity
  - ◆ More than one RS pin
  - ◆ Multiple "units"

# Serial Peripheral Interface (SPI)

- Synchronous serial subsystem
  - ◆ Clock is supplied by master controller
- Allows master-slave configuration
  - ◆ Daisy-chained shift registers
- Provides higher communication speeds
  - ♦ 1 Mbit/s as master
  - ♦ 2Mbit/s as slave



# SPI Configuration (1)

\$1028
| BIT 7 6 5 4 3 2 1 BIT 0 | SPIE | SPI

- SPE = 1: System enable
- MSTR = 1: Master selected
- CPOL: Clock polarity
  - ◆ 1 = active low (idle high)
- CPHA: Clock phase select
  - ◆ Transfer style

# SPI Configuration (2)



- Data direction control
  - ◆ See DDRD, details in manual for needs
- Clocking rate (if master) SPR1,SPR0

SPR1	SPR0	E Clock Divided By
0	0	2
0	1	4
1	0	16
1	1	32

