

MM54HC589/MM74HC589 8-Bit Shift Registers with Input Latches and TRI-STATE® Serial Output

General Description

This high speed shift register utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads.

The 'HC589 comes in a 16-pin package and consists of an 8-bit storage latch feeding a parallel-in, serial-out 8-bit shift register. Data can also be entered serially the shift register through the SER pin. Both the storage register and shift register have positive-edge triggered clocks, RCK and SCK, respectively. SLOAD pin controls parallel LOAD or serial shift operations for the shift register. The shift register has a TRI-STATE output to enable the wire-ORing of multiple devices on a serial bus.

The 54HC/74HC logic family is speed, function, and pin-out compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to $V_{\rm CC}$ and ground.

Features

- 8-bit parallel storage register inputs
- Wide operating voltage range: 2V-6V
- Shift register has direct overriding load
- Guaranteed shift frequency . . . DC to 30 MHz
- Low quiescent current: 80 µA maximum (74HC Series)
- TRI-STATE output for 'Wire-OR'

Connection Diagram

Top View

TL/F/5368-1

Order Number MM54HC589 or MM74HC589

Truth Table

RCK	SCK	SLOAD	ŌĒ	Function
Х	X	Χ	Ι	Q _H in Hi-Z State
Х	Х	Χ	L	Q _H is enabled
1	X	Χ	X	Data loaded into input latches
1	X	L	Χ	Data loaded into shift register from pins
H or L	Х	L	Χ	Data loaded from latches to shift register
Х	1	Н	X	Shift register is shifted. Data on SER pin is shifted in.
1	1	Н	Х	Data is shifted in shift register, and data is loaded into latches

TRI-STATE® is a registered trademark of National Semiconductor Cor

Absolute Maximum Ratings (Notes 1 & 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. -0.5 to +7.0V -1.5 to V_{CC}+1.5V Supply Voltage (V_{CC}) DC Input Voltage (V_{IN}) DC Output Voltage (V_{OUT}) -0.5 to $V_{\mbox{\footnotesize CC}}\!+\!0.5\mbox{\footnotesize V}$ Clamp Diode Current (I_{IK}, I_{OK}) DC Output Current, per pin (I_{OUT}) DC V_{CC} or GND Current, per pin (I_{CC}) ±20 mA \pm 25 mA $\pm\,50~mA$ -65°C to $\,\pm\,150^{\circ}\text{C}$ Storage Temperature Range (T_{STG}) Power Dissipation (PD) (Note 3) 600 mW S.O. Package only 500 mW Lead Temperature (T_L)

Operating Conditions								
	Min	Max	Units					
Supply Voltage (V _{CC})	2	6	V					
DC Input or Output Voltage (V_{IN}, V_{OUT})	0	V_{CC}	V					
Operating Temp. Range (T _A)								
MM74HC	-40	+85	°C					
MM54HC	-55	+125	°C					
Input Rise or Fall Times		4000						
(t_r, t_f) $V_{CC} = 2.0V$		1000	ns					
$V_{CC} = 4.5V$		500	ns					
$V_{CC} = 6.0V$		400	ns					

DC Electrical Characteristics (Note 4)

(Soldering 10 seconds)

Symbol	Parameter	Conditions	v _{cc}	T _A =25°C		74HC T _A = -40 to 85°C	54HC T _A = -55 to 125°C	Units
				Тур		Guaranteed	Limits	
V _{IH}	Minimum High Level Input Voltage		2.0V 4.5V 6.0V		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V V V
V _{IL}	Maximum Low Level Input Voltage**		2.0V 4.5V 6.0V		0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V V
V _{OH}	Minimum High Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \mu A$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V V V
		$V_{IN} = V_{IH}$ or V_{IL} $ I_{OUT} \le 6.0$ mA $ I_{OUT} \le 7.8$ mA	4.5V 6.0V		3.98 5.48	3.84 5.34	3.7 5.2	V V
V _{OL}	Maximum Low Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \mu A$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V V V
		$V_{IN} = V_{IH}$ or V_{IL} $ I_{OUT} \le 6.0$ mA $ I_{OUT} \le 7.8$ mA	4.5V 6.0V		0.26 0.26	0.33 0.33	0.4 0.4	V V
I _{IN}	Maximum Input Current	V _{IN} =V _{CC} or GND	6.0V		±0.1	± 1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V		8.0	80	160	μΑ
l _{OZ}	Maximum Three-State Leakage Current		6.0V		±0.5	±5.0	±10.0	μΑ

260°C

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: For a power supply of 5V $\pm 10\%$ the worst case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC}=5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

^{**} V_{IL} limits are currently tested at 20% of V_{CC}. The above V_{IL} specification (30% of V_{CC}) will be implemented no later than Q1, CY'89.

AC Electrical Characteristics $v_{CC}\!=\!5\text{V},\,T_{A}\!=\!25^{\circ}\text{C},\,C_{L}\!=\!15\,\text{pF},\,t_{f}\!=\!t_{f}\!=\!6\,\text{ns}$ Symbol **Parameter** Conditions Тур **Guaranteed Limit** Units f_{MAX} Maximum Operating Frequency for SCK 50 30 MHz Maximum Propagation Delay from SCK to QH' t_{PHL} , t_{PLH} ns Maximum Propagation Delay from SLOAD to QH' 30 t_{PHL} , t_{PLH} ns Maximum Propagation Delay from LCK to QH' SLOAD = logic '0' 25 45 $t_{PHL},\,t_{PLH}$ ns $t_{\mathsf{PZH}},\,t_{\mathsf{PZL}}$ Output Enable Time $R_L\!=\!1\,k\Omega$ 18 28 ns $R_L = 1 k\Omega, C_L = 5 pF$ Output Disable Time 19 25 t_{PHZ} , t_{PLZ} ns Minimum Setup Time from RCK to SCK 10 20 ns Minimum Setup Time from SER to SCK 10 20 $t_{S} \\$ ns t_{S} Minimum Setup Time from Inputs A thru H to RCK 10 20 Minimum Hold Time 0 5 $t_{\text{H}} \\$ ns Minimum Pulse Width SCK, RCK, SLOAD 8 16 t_{W} ns

$\textbf{AC Electrical Characteristics} \ \ v_{CC} = 2.0 - 6V, \ C_L = 50 \ \text{pF}, \ t_f = t_f = 6 \ \text{ns} \ \text{(unless otherwise specified)}$

Symbol	Parameter	Conditions	v _{cc}	TA	= 25°C	74HC T _A = -40 to 85°C	54HC T _A = -55 to 125°C	Units
-				Тур		Guaranteed Limits		1
f _{MAX}	Maximum Operating Frequency for SCK		2.0V 4.5V 6.0V		6 30 35	4.8 24 28	4 20 24	MHz MHz MHz
t _{PHL} , t _{PLH}	Maximum Propagation Delay from SCK or SLOAD to Q _H		2.0V 4.5V 6.0V	62 20 18	175 35 30	220 44 37	265 53 45	ns ns ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay from SCK or SLOAD to Q _H	C _L =150 pF	2.0V 4.5V 6.0V	120 31 28	225 45 38	280 56 48	340 68 58	ns ns ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay from RCK to Q _H		2.0V 4.5V 6.0V	80 25 21	210 42 36	265 53 45	315 63 54	ns ns ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay RCK to Q _H	C _L =150 pF	2.0V 4.5V 6.0V	80 25 21	210 52 44	265 66 56	313 77 66	ns ns ns
t _{PZH} , t _{PZL}	Output Enable Time	R _L =1 kΩ	2.0V 4.5V 6.0V	70 22 20	150 30 26	189 38 32	224 45 38	ns ns ns
t _{PHZ} , t _{PLZ}	Output Disable Time	$R_L=1 k\Omega$	2.0V 4.5V 6.0V	70 22 20	150 30 26	189 38 32	224 45 38	ns ns ns
ts	Minimum Setup Time from RCK to SCK		2.0V 4.5V 6.0V		100 20 17	125 25 22	150 30 25	ns ns ns
ts	Minimum Setup Time from SER to SCK		2.0V 4.5V 6.0V		100 20 17	125 25 22	150 30 25	ns ns ns
t _S	Minimum Setup Time from Inputs A thru H to RCK		2.0V 4.5V 6.0V		100 20 17	125 25 22	150 30 25	ns ns ns
t _H	Minimum Hold Time		2.0V 4.5V 6.0V	-5 0 1	5 5 5	5 5 5	5 5 5	ns ns ns

AC Electrical Characteristics (Continued)


 V_{CC} =2.0-6V, C_L =50 pF, t_r = t_f =6 ns (unless otherwise specified)

Symbol	Parameter	Conditions	V _{CC}	T _A = 25°C		74HC T _A = -40 to 85°C	54HC T _A = -55 to 125°C	Units
				Тур	p Guaranteed Limits			
t _W	Minimum Pulse Width SCK, RCK, SLOAD, SLOAD		2.0V 4.5V 6.0V	30 9 8	80 16 14	100 20 17	120 24 20	ns ns ns
t _r , t _f	Maximum Input Rise and Fall Time, Clock		2.0V 4.5V 6.0V		1500 500 400	1500 500 400	1500 500 400	ns ns ns
t _{THL} , t _{TLH}	Maximum Output Rise and Fall Time		2.0V 4.5V 6.0V	6	60 12 10	75 15 12	90 18 15	ns ns ns
C _{PD}	Power Dissipation Capacitance (Note 5)			87				pF
C _{IN}	Maximum Input Capacitance			5	10	10	10	pF
C _{OUT}	Maximum Output Capacitance			15	20	20	20	pF


Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD}$ V_{CC}^2 $f + I_{CC}$ V_{CC} , and the no load dynamic current consumption, $I_S = C_{PD}$ V_{CC} $sf + I_{CC}$.


Timing Diagram

MM54HC589/MM74HC589



TL/F/5368-3





LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege etevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor

Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor

Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408