

## MM54HC280/MM74HC280 9-Bit Odd/Even Parity Generator/Checker

#### **General Description**

The MM54HC280/MM74HC280 utilizes advanced silicongate CMOS technology to achieve the high noise immunity and low power consumption of standard CMOS integrated circuits. It possesses the ability to drive 10 LS-TTL loads.


This parity generator/checker features odd/even outputs to facilitate operation of either odd or even parity applications. The word length capability is easily expanded by cascading devices. The 54HC/74HC logic family is speed, function, and pinout compatible with the standard 54LS/74LS family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{\rm CC}$  and ground.

#### **Features**

- Typical propagation delay: 28 ns
- Wide power supply range: 2V-6V
- Low quiescent current: 80 µA maximum (74HC)
- Low input current: 1  $\mu$ A maximum
- Fanout of 10 LS-TTL loads

### **Connection Diagram**

#### **Dual-In-Line Package**



TL/F/5121-1

Order Number MM54HC280 or MM74HC280

#### **Function Table**

Numbers of Inputs A	Outputs		
thru 1 that are High	Σ Even	$\Sigma$ Odd	
0, 2, 4, 6, 8	Н	L	
1, 3, 5, 7, 9	L	Н	

H = high level, L = low level

# Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.5 to $+7.0$ V
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{CC} + 1.5V$
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ to $V_{CC} + 0.5V$
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	$\pm$ 20 mA
DC Output Current, per pin (IOUT)	$\pm$ 25 mA
DC V <sub>CC</sub> or GND Current, per pin (I <sub>CC</sub> )	$\pm$ 50 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C

Power Dissipation (PD)

600 mW (Note 3) 500 mW S.O. Package only Lead Temp. (T<sub>L</sub>) (Soldering 10 seconds) 260°C

Max Units Supply Voltage (V<sub>CC</sub>) DC Input or Output Voltage 0  $V_{\text{CC}}$ 

 $(V_{IN}, V_{OUT})$ Operating Temp. Range (T<sub>A</sub>) MM74HC MM54HC

 $V_{CC} = 4.5V$   $V_{CC} = 6.0V$ 

Input Rise or Fall Times

 $(t_r, t_f) V_{CC} = 2.0V$ 

**Operating Conditions** 

-40 +85°C -55+125°C 1000 ns

500

400

٧

ns

ns

### **DC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = 25°C		74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	Units
				Тур	Guaranteed Limits			
$V_{IH}$	Minimum High Level		2.0V		1.5	1.5	1.5	٧
	Input Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
$V_{IL}$	Maximum Low Level		2.0V		0.5	0.5	0.5	V
	Input Voltage**		4.5V		1.35	1.35	1.35	V
			6.0V		1.8	1.8	1.8	V
$V_{OH}$	Minimum High Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20 \mu A$	2.0V	2.0	1.9	1.9	1.9	V
	- Carpar Voltage	1.0011=20 /6/1	4.5V	4.5	4.4	4.4	4.4	v
			6.0V	6.0	5.9	5.9	5.9	v
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 4.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	٧
		I <sub>OUT</sub>  ≤5.2 mA	6.0V	5.7	5.48	5.34	5.2	V
V <sub>OL</sub>	Maximum Low Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20 \mu A$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 4.0 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V V
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0V		±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>OUT</sub> =0 μA	6.0V		8.0	80	160	μΑ

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: For a power supply of 5V ±10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC}$ =5.5V and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage current ( $I_{IN}$ ,  $I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage and so the 6.0V values should be used.

<sup>\*\*</sup>V<sub>IL</sub> limits are currently tested at 20% of V<sub>CC</sub>. The above V<sub>IL</sub> specification (30% of V<sub>CC</sub>) will be implemented no later than Q1, CY'89.

## AC Electrical Characteristics $v_{CC}\!=\!5\text{V},\,T_{A}\!=\!25^{\circ}\text{C},\,C_{L}\!=\!15\,\text{pF},\,t_{r}\!=\!t_{f}\!=\!6\,\text{ns}$


Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Data to Σ Even		28	35	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Data to Σ Odd		28	35	ns

## $\textbf{AC Electrical Characteristics} \ \ V_{CC} = 2.0 \ \ \text{to 6.0V}, \ C_L = 50 \ \ \text{pF}, \ t_r = t_f = 6 \ \text{ns (unless otherwise specified)}$


Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = 25°C		74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	Units	
				Тур	yp Guaranteed Limits				
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Data to $\Sigma$ Even		2.0V 4.5V 6.0V	103 21 17	205 41 35	258 52 44	305 61 52	ns ns ns	
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Data to $\Sigma$ Odd		2.0V 4.5V 6.0V	103 21 17	205 41 35	258 52 44	305 61 52	ns ns ns	
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Rise and Fall Time		2.0V 4.5V 6.0V	30 8 7	75 15 13	95 19 16	110 22 19	ns ns ns	
C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)			83				pF	
C <sub>IN</sub>	Maximum Input Capacitance			5	10	10	10	pF	

 $\textbf{Note 5:} \ \ C_{PD} \ \text{determines the no load dynamic power consumption, } P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}, \ \text{and the no load dynamic current consumption, } I_S = C_{PD} \ V_{CC} \ f + I_{CC}.$ 


### **Logic Diagram**



#### Physical Dimensions inches (millimeters) 0.785 (19.939) MAX 14 13 12 11 10 9 8 0.025 (0.635) 0.220-0.310 RAD (5.588-7.874) 1 2 3 4 5 6 7



**Dual-In-Line Package** Order Number MM54HC280J or MM74HC280J NS Package J14A



**Dual-In-Line Package** Order Number MM74HC280J,N NS Package N14A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tei: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor

Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408