SST89C54 / SST89C58 Security Features



Application Note
October 2002

1.0 INTRODUCTION

The SST89C54/58 offer advanced security features that can protect against software piracy and code corruption resulting from accidental erasing and programming to the internal flash memory locations. Through proper usage of the security features and In-Application Programming (IAP) commands, it is possible to attain protection of code, while allowing the flexibility of authorized code updates. There are two different types of security locks in the SST89C54/58 security system: hard lock and SoftLock. These two security lock types can be enabled on the two internal flash blocks in one of six combinations. The following is a general description of each security lock type and the six possible security lock options.

2.0 HARD LOCK

When a block is hard locked, the following security measures are put in place:

- 1. MOVC commands executed from program code residing in an unlocked (external memory is always considered unlocked) or soft locked flash block is not allowed to access a target address in a hard locked flash block. This protects against software piracy by making the code in the hard locked block inaccessible to less secure code.
- All IAP commands (except Chip-Erase and Prog-SBx) are disabled for a hard locked flash block.
- 3. EA# is sampled and latched on reset if EA# = 1.

3.0 SOFTLOCK

SoftLock allows the flash contents to be read and altered under a secure environment. This lock option allows the user to update program code in the soft locked flash block by executing IAP commands from the other flash block. A flash block that is soft locked will have the following security measures in place:

 MOVC commands executed from program code residing in an unlocked (external memory is always considered unlocked) flash block are not allowed to access a target address in a soft locked flash block. This protects against software piracy by making the code in the soft locked block inaccessible to less secure code.

- 2. All external host commands (except Chip-Erase and Prog-SBx) are disabled.
- IAP commands (except Chip-Erase and Prog-SBx) issued from an unlocked flash block (external memory is always considered unlocked) are disabled.
- 4. IAP commands issued from a soft locked flash block to a flash block of the same security level or lower are enabled. Thus, IAP commands issued from a hard locked flash block to a soft locked flash block are also enabled.
- 5. EA# is sampled and latched on reset if EA# = 1.

4.0 SECURITY LOCK GUIDELINES

4.1 Programming the Security Lock Bits

There are six general ideas to remember when programming the security lock bits:

- 1. Security in the SST89C54/58 is controlled by the three security lock bits SB1, SB2, and SB3.
- The three bits can be programmed through external host mode or IAP using the Prog-SB1, Prog-SB2, and Prog-SB3 commands. The security bits can always be programmed regardless of the current security level.
- Once one of the security lock bits has been programmed, it cannot be unprogrammed except by an external host mode or IAP Chip-Erase command that will unprogram all three security lock bits.
- 4. The status of the security lock bits can be checked at any time by looking at the three bits located in the special function register, SFST[7:5].
- 5. Of the eight possible combinations of the security lock bits, seven are used. Two of these combinations result in the same security status, which leaves a total number of six different security lock options. The remaining combination defaults to security level 4.
- The six security lock options are grouped into 4 different security levels. The four security levels and the six individual security lock options are described below and summarized in Table 7-1, Table 9-1, and Table 9-2.



4.2 IAP Command Interactions

IAP commands interact with the security lock functions as follows:

- IAP commands executed from a higher security level can always access flash blocks of a lower security level (hard lock to SoftLock or unlock, and SoftLock to unlock).
- IAP commands executed from a SoftLock or unlock security level may access the other flash block if it is the same security level (SoftLock to SoftLock or unlock).
- 3. IAP security commands are always enabled regardless of security level if executed from Block 0 or external memory.
- 4. IAP Chip-Erase is always enabled from any flash block or external memory regardless of security level.

5.0 SECURITY LEVEL 1 - NO SECURITY

Security level 1 exists when all three security lock bits are unprogrammed. This is the default security state after a Chip-Erase command has been executed either through external host mode or IAP. In this state, the Security-Status bits (SFST[7:5]) will read 000b. In security level 1, all security features are disabled for both internal flash blocks and both are unlocked. The MOVC command and all external host mode and IAP commands are enabled on both blocks.

6.0 SECURITY LEVEL 2 HARD LOCK/ HARD LOCK - CODE CORRUPTION PREVENTION

Security level 2 can only be reached from security level 1 by programming security bit SB1 through either external host mode or IAP Prog-SB1 and leaving the other two bits unprogrammed.

In security level 2 hard lock/hard lock:

- 1. Both flash blocks are hard locked.
- 2. The Security-Status bits (SFST[7:5]) will read 100b.
- 3. Byte-Verify is enabled for external host mode.
- All IAP commands (except Chip-Erase) are disabled for both blocks (IAP security lock commands are always allowed if executed from Block 0 or external).

 MOVC commands are disabled from external memory to any of the flash blocks, but can be executed by either Block 0 or Block 1 on itself or any of the flash blocks and external memory.

The following code segment will put the SST89C54/ SST89C58 in security level 2 hard lock/hard lock (100b) from security level 1 unlock/unlock (000b) using an IAP command with interrupt:

ORL SFCF, #40H ; enable IAP commands

MOV SFAH, #80H ; program security bit setup

MOV SFDT, #55H ; program security bit setup

MOV SFCM, #8FH ; issue Prog-SB1 IAP command

; interrupt INT1# occurrence

; indicates completion

7.0 SECURITY LEVEL 3 - CODE CORRUPTION AND SOFTWARE PIRACY PREVENTION WITH CONTROLLED CODE UPDATE

Security level 3 includes three of the six security lock options. Each one will be described separately.

7.1 Level 3 SoftLock/SoftLock

This security type can only be reached from security level 1 by programming security bit SB2 through either external host mode or IAP Prog-SB2 and leaving the other two bits unprogrammed.

In security level 3 SoftLock/SoftLock:

- 1. Both flash blocks are soft locked.
- 2. The Security-Status bits (SFST[7:5]) will read 010b.
- All external host mode commands (except Chip-Erase and Prog-SBx) are disabled, but all IAP commands executed from either Block 0 or Block 1 are enabled.
- 4. MOVC commands are disabled from external memory to any of the flash blocks, but can be executed by either Block 0 or Block 1 on itself or any of the flash blocks and external memory.

In this mode, the code residing in the internal flash blocks is protected from software piracy because it is inaccessible from external sources. The code in both blocks can still be updated in a controlled environment. Code executing in Block 1 can update the code in Block 0 and vice versa. Thus, the user can design a method to perform field updates without exposing the code residing in the internal flash blocks. However, since the code in either block can be

SST89C54 / SST89C58 Security Features



Application Note

altered via IAP, it is possible that the code performing those IAP commands could become corrupt, which would in turn corrupt the other block.

The following code segment will put the SST89C54/58 in security level 3 SoftLock/SoftLock (010b) from security level 1 unlock/unlock (000b) using an IAP command with interrupt:

ORL	SFCF, #40H	; enable IAP commands
MOV	SFAH, #80H	; program security bit setup
MOV	SFDT, #55H	; program security bit setup
MOV	SFCM, #83H	; issue Prog-SB2 IAP command
		; interrupt INT1# occurrence
		; indicates completion

7.2 Level 3 Hard Lock/SoftLock

This security lock option can only be reached from security level 1 by programming security bit SB3 through either external host mode or IAP Prog-SB3 and leaving the other two bits unprogrammed.

In security level 3 hard lock/SoftLock:

- Internal flash Block 1 is hard locked and internal flash Block 0 is soft locked.
- 2. The Security-Status bits (SFST[7:5]) will read 001b.
- 3. All external host mode commands (except Chip-Erase and Prog-SBx) are disabled.
- 4. All IAP commands (except Chip-Erase and Prog-SBx) are disabled when executed from Block 0 (soft locked).
- MOVC commands from Block 0 to Block 1 are disabled, but are enabled from Block 1 to Block 0.
 MOVC commands can also be executed by either Block 0 or Block 1 on itself and external memory.

In this mode, Block 1 is completely protected from software piracy and code corruption. The code in Block 1 cannot be altered nor can it be accessed externally. Code in Block 0 is also protected from piracy because it cannot be accessed externally. However, the user can still perform code updates on the code in Block 0 by using IAP commands executed from the secure Block 1. This security state is more secure than the SoftLock/SoftLock state because the code that updates Block 0 resides in Block 1 which is hard locked and therefore protected from corruption.

The following code segment will put the SST89C54/58 in security level 3, hard lock/SoftLock (001b), from security level 1, unlock/unlock (000b), using an IAP command with interrupt:

ORL	SFCF, #40H	; enable IAP commands
MOV	SFAH, #80H	; program security bit setup
MOV	SFDT, #55H	; program security bit setup
MOV	SFCM, #85H	; issue Prog-SB3 IAP command
		; interrupt INT1# occurrence
		· indicates completion

7.3 Level 3 Hard Lock/Hard Lock

Level 3 hard lock/hard lock security level can be reached from security levels 1, 2, or 3.

In security level 3 hard lock/hard lock:

- 1. Both flash blocks are hard locked.
- 2. The Security-Status bits (SFST[7:5]) will read 110b or 101b.
- 3. All external host mode and IAP commands (except Chip-Erase and Prog-SBx) are disabled.
- 4. MOVC commands are disabled from external memory to any of the flash blocks, but can be executed by either Block 0 or Block 1 on itself or any of the flash blocks and external memory.

In this mode, both blocks are protected from software piracy and code corruption because all program and erase commands (except Chip-Erase) are disabled as well as all external reads. Table 7-1 shows the combinations for going from security levels 1-3 to security level 3, hard lock/hard lock.

The following code segments will show one way to put the SST89C54/SST89C58 in security level 3, hard lock/hard lock (101b), from security level 1, unlock/unlock (000b), using IAP commands with an interrupt:

ORL MOV MOV MOV	SFCF, #40H SFAH, #80H SFDT, #55H SFCM, #8FH	; enable IAP commands ; program security bit setup ; program security bit setup ; issue Prog-SB1 IAP command ; interrupt INT1# occurrence ; indicates completion
MOV MOV MOV	SFAH, #80H SFDT, #55H SFCM, #85H	; program security bit setup ; program security bit setup ; issue Prog-SB3 IAP command ; interrupt INT1# occurrence ; indicate completion



The following code segment will show one way to put the SST89C54/SST89C58 in security level 3, hard lock/hard lock (101b), from security level 2 (100b) using an IAP command with interrupt:

ORL SFCF, #40H ; enable IAP commands
MOV SFAH, #80H ; program security bit setup
MOV SFDT, #55H ; program security bit setup
MOV SFCM, #85H ; issue Prog-SB3 IAP command
; interrupt INT1# occurrence
; indicates completion

The following code segment will put the SST89C54/SST89C58 in security level 3, hard lock/hard lock (101b/110b), from security level 3, SoftLock/SoftLock (010b) or hard lock/SoftLock (001b), using an IAP command with an interrupt:

ORL SFCF, #40H ; enable IAP commands
MOV SFAH, #80H ; program security bit setup
MOV SFDT, #55H ; program security bit setup
MOV SFCM, #8FH ; issue Prog-SB1 IAP command
; interrupt INT1# occurrence
; indicates completion

TABLE 7-1: SECURITY LEVEL 3 HARD LOCK/HARD LOCK COMBINATIONS

Device	Current Security Level (Block 1 / Block 0)	Current SFST[7:5]	New Security Level (Block 1 / Block 0)	New SFST[7:5] value
	1 (Unlock/Unlock)	000b		101b/110b
SST89C54/58	2 (Hard Lock/Hard Lock)	100b	3	101b/110b
	3 (SoftLock/SoftLock)	010b	(Hard Lock/Hard Lock)	110b
	3 (Hard Lock/SoftLock)	001b		101b

T7-1.0 2041

SST89C54 / SST89C58 Security Features



Application Note

8.0 SECURITY LEVEL 4 HARD LOCK/ HARD LOCK - MAXIMUM SECURITY

Security level 4 can be reached from any of the other security configurations by simply programming all of the unprogrammed security bits SB1, SB2, and SB3 through either external host mode or IAP.

In security level 4 hard lock/hard lock:

- 1. Both flash blocks are hard locked.
- 2. The Security-Status bits (SFST[7:5]) will read 111b. The unused 011b combination also defaults to security level 4.
- 3. All external host mode and IAP commands (except Chip-Erase) are disabled.
- 4. MOVC commands are disabled from external memory to any of the flash blocks, but can be executed by either Block 0 or Block 1 on itself or any of the flash blocks and external memory.
- 5. External code is disabled regardless of EA#. The only exception to this is if the code jumps to code space that doesn't exist in either internal block (4000H to EFFFH for SST89C54, and 8000H to EFFFH for SST89C58. In this case, external code will be executed (even if it doesn't exist!).


In this mode, internal code is protected from both corruption and software piracy since erase and program commands are disabled on both flash blocks and internal code is inaccessible externally. Additionally, the microcontroller can only be used to start the user code residing in its internal flash memory.

The following code segment will put the SST89C54/58 in security level 4, hard lock/hard lock (111b), from security level 1, unlock/unlock (000b), using IAP commands with interrupts:

ORL MOV MOV MOV	SFCF, #40H SFAH, #80H SFDT, #55H SFCM, #8FH	; enable IAP commands ; program security bit setup ; program security bit setup ; issue Prog-SB1 IAP command ; interrupt INT1# occurrence ; indicates completion
MOV MOV MOV	SFAH, #80H SFDT, #55H SFCM, #83H	; program security bit setup ; program security bit setup ; issue Prog-SB2 IAP command ; interrupt INT1# occurrence ; indicate completion
MOV MOV MOV	SFAH, #80H SFDT, #55H SFCM, #85H	; program security bit setup ; program security bit setup ; issue Prog-SB3 IAP command ; interrupt INT1# occurrence ; indicate completion



9.0 SECURITY LOCK LEVELS, OPTIONS, AND ACCESS



Note: P = programmed (Cell logic state = 0), U = unprogrammed (Cell logic state = 1), N = not locked, L = hard locked, S = soft locked

FIGURE 9-1: SECURITY LOCK LEVELS

TABLE 9-1: SECURITY LOCK OPTIONS

	Security Lock Bits ^{1,2}		Security Status of:					
Level	SFST[7:5]	SB1	SB2	SB3	Block 1	Block 0	Security Type	
1	000	U	U	U	Unlock	Unlock	No security features are enabled.	
2	100	Р	U	U	Hard Lock	Hard Lock	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA# is sampled and latched on reset if EA# = 1. When EA# = 0, latching on reset is not guaranteed. Further programming of the flash is disabled.	
3	010	U	Р	U	SoftLock	SoftLock	Level 2 plus external host Byte-Verify disabled, code in Block 1 can program Block 0 and vice versa.	
	001	U	U	Р	Hard Lock	SoftLock	Level 2 plus external host Byte-Verify disabled, code in Block 1 can program Block 0.	
	110 101	P P	P U	U P	Hard Lock	Hard Lock	Level 2 plus external host Byte-Verify disabled, both blocks locked.	
4	111 011 ³	P U	P P	P P	Hard Lock	Hard Lock	Same as Level 3, hard lock/hard lock but MCU will start code execution from the internal memory regardless of EA#.	

T9-1.0 2041

- 1. SFST[7:5] = Security Lock Decoding Bits (SB1, SB2, SB3)
- 2. P = Programmed (Cell logic state = 0);
 - U = Unprogrammed (Cell logic state = 1)
- 3. 011 is an unused combination and defaults to security level 4.



TABLE 9-2: SECURITY LOCK ACCESS TABLE

Level		Source Address ¹	Target Address ²	Byte-Verify Allowed		MOVC Allowed
	SFST[7:5]			External Host ³	IAP	on C54/C58
4 (Block 0/1	Block 0/1	N	N	Y
	111b/011b ⁴	DIOCK U/ I	External	N/A	N/A	Υ
	(Hard Lock on both blocks)	Futornal	Block 0/1	N	N	N
		External	External	N/A	N/A	Υ
		Block 0/1	Block 0/1	N	N	Υ
	101b/110b	DIOCK U/ I	External	N/A	N/A	Y
	(Hard Lock on both blocks)	External	Block 0/1	N	N	N
		External	External	N/A	N/A	Y
			Block 0	N	N	Y
		Block 0	Block 1	N	N	N ⁵
			External	N/A	N	Y
	001b		Block 0	N	Υ	Υ
	(Block 0 = SoftLock, Block 1 = Hard Lock)	Block 1	Block 1	N	N	Υ
	,		External	N/A	N/A	Y
3		- · ·	Block 0/1	N	N	N
		External	External	N/A	N/A	Y
			Block 0	N	N	Y
		Block 0	Block 1	N	Υ	Y
			External	N/A	N/A	Υ
	010b		Block 0	N	Υ	Y
	(SoftLock on both blocks)	Block 1	Block 1	N	N	Υ
			External	N/A	N/A	Υ
			Block 0/1	N	N	N
		External	External	N/A	N/A	Υ
		Block 0	Block 0	Υ	N	Υ
			Block 1	Υ	N	Υ
			External	N/A	N/A	Υ
	100b	Block 1	Block 0	Υ	N	Υ
2	(Hard Lock on both blocks)		Block 1	Υ	N	Υ
			External	N/A	N/A	Y
		- · ·	Block 0/1	Υ	N	N
		External	External	N/A	N/A	Y
			Block 0	Υ	N	Y
		Block 0	Block 1	Υ	Y	Y
			External	N/A	N/A	Υ
	000b (Unlock)		Block 0	Υ	Y	Υ
1		Block 1	Block 1	Υ	N	Υ
			External	N/A	N/A	Υ
		Fut.	Block 0/1	Υ	Υ	Υ
		External	External	N/A	N/A	Υ

T9-2.0 2041

^{1.} Location of MOVC or IAP instruction.

^{2.} Target Address is the location of the instruction being read.

^{3.} External Host Byte-Verify access does not depend on a source address.

^{4. 011}b is an unused combination and defaults to security level 4.

MOVC is normally not allowed when accessing data in block 1 at addresses F000H-FFFFH.
 MOVC is allowed when block 1 is re-mapped and target address is within 0000H-03FFH/07FFH/0FFFH (1K/2K/4K re-map).





Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 www.SuperFlash.com or www.sst.com