

LF411

Low Offset, Low Drift JFET Input Operational Amplifier

General Description

These devices are low cost, high speed, JFET input operational amplifiers with very low input offset voltage and guaranteed input offset voltage drift. They require low supply current yet maintain a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF411 is pin compatible with the standard LM741 allowing designers to immediately upgrade the overall performance of existing designs.

These amplifiers may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage and drift, low input bias current, high input impedance, high slew rate and wide bandwidth.

Features

■ Internally trimmed offset voltage: 0.5 mV(max)

■ Input offset voltage drift: 10 µV/°C(max)

■ Low input bias current: 50 pA

■ Low input noise current: $0.01 \text{ pA}/\sqrt{\text{Hz}}$

■ Wide gain bandwidth: 3 MHz(min)

■ High slew rate: 10V/µs(min)

Low supply current: 1.8 mA
 High input impedance: 10¹²Ω


■ Low total harmonic distortion A_V=10,

 R_L =10k, V_O =20 Vp-p, BW=20 Hz-20 kHz: <0.02%

■ Low 1/f noise corner: 50 Hz

■ Fast settling time to 0.01%: 2 µs

Typical Connection




Ordering Information

LF411XYZ

- X indicates electrical grade
- Y indicates temperature range
 - "M" for military
 - "C" for commercial
- **Z** indicates package type "H" or "N"

Connection Diagrams


Metal Can Package



Note: Pin 4 connected to case.

Top View Order Number LF411ACH or LF411MH/883 (Note 1) See NS Package Number H08A

Dual-In-Line Package



Top View
Order Number LF411ACN,
LF411CN or LF411MJ/883 (Note 1)
See NS Package Number N08E or J08A


BI-FET II™ is a trademark of National Semiconductor Corporation

© 1999 National Semiconductor Corporation

DS005655



Simplified Schematic



Note 1: Available per JM38510/11904



Absolute Maximum Ratings (Note 2) H Package N Package 150°C 115°C T_jmax If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ 162°C/W (Still Air) 120°C/W $\theta_i A$ Distributors for availability and specifications. 65°C/W (400 LF/min Air Flow) LF411A LF411 20°C/W $\theta_{i}C$ ±18V Supply Voltage ±22V Operating Temp. Differential Input Voltage ±38V ±30V (Note 5) Range (Note 5) Input Voltage Range Storage Temp. ±19V ±15V (Note 3) -65°C≤T_A≤150°C Range $-65^{\circ}C \le T_A \le 150^{\circ}C$ Output Short Circuit Lead Temp. Duration Continuous Continuous (Soldering, 10 sec.) 260°C 260°C H Package N Package Power Dissipation **ESD** Tolerance Rating to be determined. 670 mW 670 mW (Notes 4, 11)

DC Electrical Characteristics (Note 6)

Symbol	Parameter	Conditions		LF411A				Units		
				Min	Тур	Max	Min	Тур	Max	1
Vos	Input Offset Voltage	R _S =10 kΩ, T _A =25°C			0.3	0.5		0.8	2.0	mV
$\Delta V_{OS}/\Delta T$	Average TC of Input	R _S =10 kΩ (Note 7)			7	10		7	20	μV/°C
	Offset Voltage								(Note 7)	
Ios	Input Offset Current	V _S =±15V	T _j =25°C		25	100		25	100	pА
		(Notes 6, 8)	T _j =70°C			2			2	nA
			T _j =125°C			25			25	nA
I _B	Input Bias Current	V _S =±15V	T _j =25°C		50	200		50	200	pА
		(Notes 6, 8)	T _j =70°C			4			4	nA
			T _j =125°C			50			50	nA
R _{IN}	Input Resistance	T _j =25°C			10 ¹²			10 ¹²		Ω
A _{VOL}	Large Signal Voltage	V _S =±15V, V _O =±10V, R _L =2k, T _A =25°C		50	200		25	200		V/mV
	Gain									
		Over Temperature		25	200		15	200		V/mV
Vo	Output Voltage Swing	V _S =±15V, R _L =10k		±12	±13.5		±12	±13.5		V
V _{CM}	Input Common-Mode			±16	+19.5		±11	+14.5		V
	Voltage Range				-16.5			-11.5		V
CMRR Common-Mode R _s		R _S ≤10k		80	100		70	100		dB
	Rejection Ratio									
PSRR	Supply Voltage	(Note 9)		80	100		70	100		dB
	Rejection Ratio									
Is	Supply Current				1.8	2.8		1.8	3.4	mA

AC Electrical Characteristic (Note 6)

Symbol	Parameter	Conditions	Conditions LF411A			LF411			Units
			Min	Тур	Max	Min	Тур	Max	
SR	Slew Rate	V _S =±15V, T _A =25°C	10	15		8	15		V/µs
GBW	Gain-Bandwidth Product	V _S =±15V, T _A =25°C	3	4		2.7	4		MHz
e _n	Equivalent Input Noise Voltage	T_A =25°C, R_S =100 Ω , f=1 kHz		25			25		nV/√ Hz
i _n	Equivalent Input Noise Current	T _A =25°C, f=1 kHz		0.01			0.01		pA/√ Hz

Note 2: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits.

Note 3: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.



AC Electrical Characteristic (Note 6) (Continued)

Note 4: For operating at elevated temperature, these devices must be derated based on a thermal resistance of $\theta_i A$.

Note 5: These devices are available in both the commercial temperature range 0°C<T_A<70°C and the military temperature range -55°C<T_A<125°C. The temperature range is designated by the position just before the package type in the device number. A "C" indicates the commercial temperature range and an "M" indicates the military temperature range. The military temperature range is available in "H" package only.

Note 6: Unless otherwise specified, the specifications apply over the full temperature range and for V_S =±20V for the LF411A and for V_S =±15V for the LF411. V_{OS} , I_B , and I_{OS} are measured at V_{CM} =0.

Note 7: The LF411A is 100% tested to this specification. The LF411 is sample tested to insure at least 90% of the units meet this specification.

Note 8: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_j . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_D . $T_j = T_A + \theta_{jA}$ P_D where θ_{jA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.


Note 9: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice, from ±15V to ±5V for the LF411 and from ±20V to ±5V for the LF411A.

Note 10: RETS 411X for LF411MH and LF411MJ military specifications.


Note 11: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.

Typical Performance Characteristics


Input Bias Current




Input Bias Current




Supply Current




Positive Common-Mode Input Voltage Limit



Negative Common-Mode Input Voltage Limit




Positive Current Limit




Typical Performance Characteristics (Continued)


Negative Current Limit




Output Voltage Swing




Output Voltage Swing




Gain Bandwidth




Bode Plot




Slew Rate




Distortion vs Frequency



Undistorted Output Voltage Swing



Open Loop Frequency Response




DS005655-2




Typical Performance Characteristics (Continued)


Common-Mode Rejection Ratio




Power Supply Rejection Ratio




Equivalent Input Noise Voltage




Open Loop Voltage Gain



Output Impedance




Inverter Settling Time




Pulse Response R_L=2 kΩ, C_L10 pF

Small Signal Inverting




Small Signal Non-Inverting




Pulse Response $R_L=2 \text{ k}\Omega$, $C_L10 \text{ pF}$ (Continued)

Large Signal Inverting




Large Signal Non-Inverting



DS005655-42

Current Limit ($R_L=100\Omega$)



IME (3 µS/ DIV)

Application Hints

The LF411 series of internally trimmed JFET input op amps (BI-FET II™) provide very low input offset voltage and guaranteed input offset voltage drift. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier may be forced to a high state.

The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

The LF411 is biased by a zener reference which allows normal circuit operation on ±4.5V power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF411 will drive a 2 $k\Omega$ load resistance to $\pm 10V$ over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency, a lead capacitor should be placed




Application Hints (Continued)

from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

Typical Applications

High Speed Current Booster




PNP=2N2905 NPN=2N2219 unless noted TO-5 heat sinks for Q6-Q7



Typical Applications (Continued)


10-Bit Linear DAC with No $\rm V_{OS}$ Adjust



$$\begin{split} &V_{OUT} = -V_{REF} \left(\frac{A1}{2} + \frac{A2}{4} + \frac{A3}{8} + \cdots \frac{A10}{1024} \right) \\ &-10V \leq V_{REF} \leq 10V \\ &0 \leq V_{OUT} \leq -\frac{1023}{1024} V_{REF} \end{split}$$

where A $_{N}$ =1 if the A $_{N}$ digital input is high A $_{N}$ =0 if the A $_{N}$ digital input is low


Single Supply Analog Switch with Buffered Output




维库一下

Detailed Schematic vcc O-V_{OS} Adjust DS005655-34





Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Molded Dual-In-Line Package (N)
Order Number LF411ACN or LF411CN
NS Package Number N08E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

Asia Pacific Customer
Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: sea.support@nsc.com

National Semiconductor

National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

