




NVIDIA DRIVE SAFETY 360: HOW NVIDIA CREATES THE PRODUCTS THAT MAKE YOUR DRIVE SAFER

Karl Greb, Safety Engineering Director

21st September 2020





AGENDA

Introduction to NVIDIA's Safety Efforts


Process (Systematic) Compliance

Concept (Architecture) and Product Compliance


Deeper Dive: Making a Compliant SoC

Summary


NVIDIA DRIVE SOFTWARE-DEFINED AV PLATFORM



End-to-End Infrastructure




Open Software Program



Pre-Trained Models



XAVIER

World's First Autonomous Machines Processor




Most Complex SOC Ever Made | 9 Billion Transistors, 350mm², 12FFN | ~8,000 Engineering Years


DRIVE AGX XAVIER AND DRIVE AGX PEGASUS



DRIVE OS



LONG TERM INVESTMENT



ESTABLISHING TRUST VIA ASSESSMENT

- Arguments for safety compliance for autonomous driving are complex and hard to understand
- Open, independent assessment is critical to earning trust from integrators and the public
- ISO 26262 requires independent assessment of compliance
 - Internal - performed by independent auditors inside company
 - External - performed by trusted safety experts from an accredited assessment body
- NVIDIA prefers external assessment whenever possible - both for our own products and for our suppliers

KEEPING UP WITH STATE OF THE ART

Investment in Standards

- Industry standards groups provide a forum for technical discussion on improving approaches for safety development
- NVIDIA contributes heavily to:
 - ISO 26262 - Road Vehicles, Functional Safety (US, IT, and DE national groups)
 - ISO 21448 - Safety of the Intended Functionality (US, IT, and DE national groups)
 - ISO/TR 4804 - Safety and Cybersecurity for Automated Driving Systems (US and IT groups)
 - IEC 61508 - Functional Safety of E/E/PE Safety-Related Systems (US and IT groups)
 - IEEE P2846 - Assumptions for Models in Safety-Related Automated Vehicle Behavior
 - IEEE P2851 - Exchange/Interoperability Format for Safety Analysis and Safety Verification of IP, SoC, and Mixed Signal Ics

FROM AUTOMOTIVE TO OTHER MARKETS


Leveraging Our Safety Investments

- Automotive is not NVIDIA's only safety critical market.
- Industrial machinery and robotics markets rely on standards which have similar requirements to automotive.
- With minor tailoring, the safety cases for NVIDIA's HW and SW products can be used to make machinery and robotics safer.

Automotive	Industrial/robotics	
ISO 26262	IEC 61508	ISO 13849
QM	-	-
ASIL A	SIL 1	PL B, C
ASIL B	SIL 2	PL D
ASIL C		PL E
ASIL D		
-	SIL 4	-

WHY PROCESS (SYSTEMATIC) COMPLIANCE?

- Systematic faults are the root of majority of real-world incidents resulting in recall or injury
- Robust processes with multiple layers of checks and balances are our best defense against systematic faults
- Regular audits and assessments help to ensure we are effectively applying our processes for systematic fault mitigation.



HOW TO DEMONSTRATE PROCESS COMPLIANCE?

- NVIDIA engages industry expert safety assessors to provide independent confirmation
- These external experts evaluate compliance through:
 - Technical evaluation of process documents, work product templates, and training materials
 - On-site audits to confirm effective process implementation
 - Annual inspections check for continued application of process and continuous improvement

ASIC PROCESS COMPLIANCE

- Our DESIGN0007 process provides guidance how to develop ISO 26262 compliant SoCs and dGPUs
- Applied to Xavier SoC and Turing dGPU, as well as upcoming products.
- Originally certified in October 2018 for up to ASIL D capability
- Re-certified in 2019 for ISO 26262 2nd ed. (published December 2018)



ECU PROCESS COMPLIANCE

- Our AUTOFs0001 process provides guidance how to develop ISO 26262 compliant ECUs/boards/modules
- Applied to DRIVE AGX Xavier and DRIVE AGX Pegasus, as well as upcoming products
- Originally certified in January 2019 for up to ASIL D capability
- Re-certified in 2019 for ISO 26262 2nd ed. (published December 2018)



SOFTWARE PROCESS COMPLIANCE


- NVIDIA software process PLC-L3 is applied to all safety-related software projects (including firmware)
 - PLC-L3 defines
 - Project lifecycle model from requirements to release
 - Required activities across project lifecycle
 - Independent confirmation measures
 - PLC-L3 is developed to comply with
 - ISO 26262:2018
 - ASPICE PAM 3.1
- Assessment of PLC-L3 process is in progress with TÜV SÜD
- Process evaluation for up to ASIL D capability
 - Expected completion within 2020

SYSTEM PROCESS COMPLIANCE

- Our AUTOF0002 process provides guidance how to develop ISO 26262 compliant systems which include both HW and SW components
- Being applied to products currently under development
- Originally certified in January 2020 for up to ASIL D capability



SIMPLIFIED V MODEL OF DEVELOPMENT



CONCEPT VS. PRODUCT COMPLIANCE

Concept Compliance

- Confirms that a proposed architecture, if implemented properly, should be ISO 26262 compliant
- Focused on left side of V-model
 - Initial product definition and requirements
 - Safety analysis of proposed product
 - Final architectural requirements
 - Design specification

Product Compliance

- Confirms that the implementation of a concept/architecture is compliant to ISO 26262
- Focused primarily on right side of V-model
 - Design execution
 - Design verification
 - Characterization
 - Qualification for production
 - Support for production, operation, and decommissioning

SUCCESSFUL CONCEPT ASSESSMENTS

Date	TÜV SÜD Report	Evaluation target	Target compliance	ASIL
2018-10-05	NS92377T	Xavier T194	ISO 26262-4:2011 ISO 26262-5:2011	C(D)
2019-02-01	NS93571T	Turing TU104	ISO 26262-4:2011 ISO 26262-5:2011	B
2019-03-07	NS93705T	Xavier T194	ISO 26262-4:2011 ISO 26262-5:2011	B

<https://www.tuvsud.com/en/e-ssentials-newsletter/rail-essentials/e-ssentials-2-2018/safety-concept-assessment-for-nvidia-xavier-system-on-chip-to-foster-safe-autonomous-driving>

SUCCESSFUL PRODUCT ASSESSMENTS

Date	TÜV SÜD Report	Evaluation target	Target compliance	ASIL
2020-05-18	NS95113T	Xavier AD	ISO 26262:2018*	D (systematic) C (random)
2020-05-19	NS95115T	Xavier AD125	ISO 26262:2018*	D (systematic) B (random)
2020-05-19	NS95118T	Xavier T	ISO 26262:2018*	D (systematic) C (random)

* Assessment completed against relevant sections of parts 2, 4, 5, 7, 8, and 9. FW is addressed as part of DRIVE OS product and developed respecting ISO 26262-6.


<https://www.tuvsud.com/en/e-ssentials-newsletter/rail-essentials/e-ssentials-1-2020/safety-assessment-for-nvidia-xavier-soc-to-foster-safe-autonomous-driving>

SOFTWARE ASSESSMENTS

- During 2019-2020 more than 240 internal assessments were completed for the DRIVE OS software elements
- Assessments increase confidence on the correct execution of the PLC-L3 software process and achievement of functional safety
- Every safety-related software program will result in a safety case for the product
 - Explicit claims and arguments for achieved level of functional safety
 - Supported by evidence generated as part of software development activities

NVIDIA PROCESS OVERVIEW


Safety Processes are built on top of Strong Quality Processes



DESIGN0007


ASIC Safety Lifecycle Phases

- DESIGN0007 can be simplified into three major phases:
 - Design Planning : ISO 26262 Part 2 Management and Part 8 Supporting Processes
 - Design Execution: ISO 26262 Part 5 Hardware Development and Part 9 ASIL Oriented and Safety-Oriented Analyses
 - Operations: ISO 26262 Part 7 Production and Final Safety Case
- Each major phase has sub-phases to simplify project execution and management
- Internal independent audits are conducted at the end of each sub-phase




QUALITY PROCESS FEEDS INTO SAFETY PROCESS

Work Products Aligned at Each Stage of Development



TOOLS AND AUTOMATION

VC FSM™ for FMEDA



Challenges

Quality of overall FMEDA with hundreds of authors

Aggregation of 100s of unit FMEDAs into device FMEDA

Solution



Purpose built tool

VC FSM™ - a collaboration of Synopsys and NVIDIA

TOOLS AND AUTOMATION

VC FSM™ for FMEDA : Distributed, High Quality Analysis

- ▶ Device hierarchy specifies how to aggregate unit FMEDAs
- ▶ Tool features guide proper user analysis
 - ▶ Menus / pick-lists wherever possible
 - ▶ Integration with requirements management tool
- ▶ Dozens of automated checks
 - ▶ All safety mechanisms are full analyzed
 - ▶ 100% of failure rate of the unit is accounted for
 - ▶ Many, many, more
- ▶ NVIDIA developed additional checkers for work products



ID	Safety Mechanism
1	PSM_0882 Error-Correction-Code (ECC) Protection for Memories
2	PSM_0883 On-Chip Data-Path-Parity (DPP) Protection.

Element ID	Main FMEA	Design Data	Primary Safety Mechanisms	Req
1				
2				

Severity	Tag	Scope
1	UNANALYZED_CURRENT_NATIVE_HW_PSM	OneGMAC Primary Saf
2	UNANALYZED_CURRENT_NATIVE_HW_PSM	OneGMAC Primary Saf

FAULT INJECTION CHALLENGES

- The performance of implemented safety mechanisms must be verified - typically through fault injection simulation
 - On a complex SoC like Xavier, there are trillions of possible faults that could be simulated.
 - But, current state of the art tools can only simulate millions of faults.
- Xavier required new methodologies for fault injection:
 - Sampling techniques to reduce the fault list down to thousands
 - Analysis techniques to prioritize faults that are the most likely to be dangerous
 - Architectural reuse of common safety mechanisms

NVIDIA'S SAFETY EFFORT

- Large, multi-year investment in safety for autonomous vehicles
- Investing in a full stack solution - hardware, software, systems, and tools
- Complexity exceeds traditional safety systems, requiring new approaches to process, methodology, and tools
- Requires high effort and extraordinary patience - investments started in 2014
- Continuously improving over multiple generations

