CS:APP3e Web Aside ARCH:HCL: HCL Descriptions of Y86-64 Processors*

Randal E. Bryant David R. O'Hallaron

December 29, 2014

Notice

The material in this document is supplementary material to the book Computer Systems, A Programmer's Perspective, Third Edition, by Randal E. Bryant and David R. O'Hallaron, published by Prentice-Hall and copyrighted 2016. In this document, all references beginning with "CS:APP3e" are to this book. More information about the book is available at csapp.cs.cmu.edu.

This document is being made available to the public, subject to copyright provisions. You are free to copy and distribute it, but you must give attribution for any use of this material.


This document describes the Hardware Control Language, HCL, devised to provide a simple, yet systematic way to describe the control logic for Y86-64 processors. It also includes copies of the HCL descriptions of Y86-64 processors SEQ and PIPE. Electronic versions of these HCL files are available at www.csapp.cs.cmu.edu.

1 HCL Reference Manual

HCL has some of the features of a hardware description language (HDL), allowing users to describe Boolean functions and word-level selection operations. On the other hand, it lacks many features found in true HDLs, such as ways to declare registers and other storage elements; looping and conditional constructs; module definition and instantiation capabilities; and bit extraction and insertion operations.

In its implementation, HCL is really just a language for generating a very stylized form of C code. All of the block definitions in an HCL file get converted to C functions by a program HCL2C These functions are then compiled with source code implementing the other simulator functions to generate an executable simulation program. This is diagrammed below for generating the simulator for the pipeline processor

^{*}Copyright © 2015, R. E. Bryant, D. R. O'Hallaron. All rights reserved.



HCL supports just two data types: bool (for "Boolean") signals are either 0 or 1, while int (for "integer") signals are equivalent to long long int values in C. HCL data type int is used for all types of multibit signals, such as words, register IDs, and instruction codes. When converted to C, HCL data type int is represented as long long int data. Data type bool is represented as int data type, but having only values 0 or 1.

1.1 Signal Declarations

Expressions in HCL can reference named *signals* of type integer or Boolean. The signal names must start with a letter (a–z or A–Z), followed by any number of letters, digits, or underscores (_). Signal names are case sensitive. The Boolean and integer signal names used in HCL Boolean and integer expressions are really just aliases for C expressions. The declaration of a signal also defines the associated C expression. A signal declaration has one of the following forms:

where C-expr can be an arbitrary C expression, except that it cannot contain a single quote (') or a newline character (\n). When generating C code, HCL2C will replace any signal name with the corresponding C expression.

1.2 Quoted Text

Quoted text provides a mechanism to pass text directly through HCL2C into the generated C file. This can be used to insert variable declarations, include statements, and other elements generally found in C files. The general form is:

where string can be any string that does not contain single quotes (') or newline characters (\n).

1.3 Expressions and Blocks

There are two types of expressions: Boolean and integer, which we refer to in our syntax descriptions as bool-expr and int-expr, respectively. Figure 1 lists the different types of Boolean expressions. They

¹C data type long long int was introduced in ISO C99 to provide an integer data type of at least 64 bits.

Syntax	Meaning
0	Logic value 0
1	Logic value 1
name	Named Boolean signal
int - $expr$ in $\{int$ - $expr_1$, int - $expr_2$,, int - $expr_k\}$	Set membership test
int - $expr_1 == int$ - $expr_2$	Equality test
int - $expr_1 != int$ - $expr_2$	Not equal test
int - $expr_1 < int$ - $expr_2$	Less than test
int - $expr_1 \le int$ - $expr_2$	Less than or equal test
int - $expr_1 > int$ - $expr_2$	Greater than test
$ int\text{-}expr_1>=int\text{-}expr_2$	Greater than or equal test
! bool-expr	Not
$bool\text{-}expr_1$ && $bool\text{-}expr_2$	AND
$\boxed{ bool\text{-}expr_1 \ \mid \ \ bool\text{-}expr_2}$	OR

Figure 1: **HCL Boolean expressions.** These expressions evaluate to 0 or 1. The operations are listed in descending order of precedence, where those within each group have equal precedence.

are listed in descending order of precedence, with the operations within each group (groups are separated by horizontal lines) having equal precedence. Parentheses can be used to override the normal operator precedence.

At the top level are the constant values 0 and 1 and named Boolean signals. Next in precedence are expressions that have integer arguments but yield Boolean results. The set membership test compares the value of the first integer expression int-expr to the values of each of the integer expressions comprising the set $\{int$ - $expr_1, \dots int$ - $expr_k\}$, yielding 1 if any matching value is found. The relational operators compare two integer expressions, generating 1 when the relation holds and 0 when it does not.

The remaining expressions in Figure 1 consist of formulas using Boolean connectives (! for NOT, && for AND. and | | for OR).

There are just three types of integer expressions: numbers, named integer signals, and case expressions. Numbers are written in decimal notation and can be negative. Named integer signals use the naming rules described earlier. Case expressions have the following general form:

The expression contains a series of cases, where each case i consists of a Boolean expression $bool\text{-}expr_i$, indicating whether this case should be selected, and an integer expression $int\text{-}expr_i$, indicating the value resulting for this case. In evaluating a case expression, the Boolean expressions are conceptually evaluated

in sequence. When one of them yields 1, the value of the corresponding integer expression is returned as the case expression value. If no Boolean expression evaluates to 1, then the value of the case expression is 0. One good programming practice is to have the last Boolean expression be 1, guaranteeing at least one matching case.


HCL expressions are used to define the behavior of a block of combinational logic. A block definition has one of the following forms:

```
bool name = bool-expr;
int name = int-expr;
```

where the first form defines a Boolean block, while the second defines a word-level block. For a block declared with *name* as its name, HCL2C generates a function gen_name. This function has no arguments, and it returns a result of type int.

1.4 HCL Example

The following example shows a complete HCL file. The C code generated by processing it with HCL2C is completely self-contained. It can be compiled and run using command line arguments for the input signals. More typically, HCL files define just the control part of a simulation model. The generated C code is then compiled and linked with other code to form the executable simulator. We show this example just to give a concrete example of HCL. The circuit is based on the MUX4 circuit shown in CS:APP3e Figure 4.14 and reproduced here:



```
1 ## Simple example of an HCL file.
2 ## This file can be converted to C using hcl2c, and then compiled.
3
4 ## In this example, we will generate the MUX4 circuit shown in
5 ## Section 4.2.4. It consists of a control block that generates
6 ## bit-level signals s1 and s0 from the input signal code,
7 ## and then uses these signals to control a 4-way multiplexor
8 ## with data inputs A, B, C, and D.
9
10 ## This code is embedded in a C program that reads
11 ## the values of code, A, B, C, and D from the command line
12 ## and then prints the circuit output
13
14 ## Information that is inserted verbatim into the C file
```

```
15 quote '#include <stdio.h>'
16 quote '#include <stdlib.h>'
17 quote 'long long code_val, s0_val, s1_val;'
18 quote 'char **data_names;'
19
20 ## Declarations of signals used in the HCL description and
21 ## the corresponding C expressions.
22 boolsig s0 's0_val'
23 boolsig s1 's1_val'
24 wordsig code 'code val'
25 wordsig A 'atoll(data_names[0])'
26 wordsig B 'atoll(data_names[1])'
27 wordsig C 'atoll(data_names[2])'
28 wordsig D 'atoll(data names[3])'
29
30 ## HCL descriptions of the logic blocks
31 bool s1 = code in \{ 2, 3 \};
32
33 bool s0 = code in \{ 1, 3 \};
34
35 \text{ word Out4} = [
    !s1 && !s0 : A; # 00
          !s1 : B; # 01
          !s0
                    : C; # 10
38
39
          1
                     : D; # 11
40 ];
41
42 ## More information inserted verbatim into the C code to
43 ## compute the values and print the output
44 quote 'int main(int argc, char *argv[]) {'
45 quote ' data_names = argv+2;'
46 quote ' code_val = atoll(argv[1]);'
47 quote ' s1_val = gen_s1();'
48 quote ' s0_val = gen_s0();'
49 quote ' printf("Out = %lld\n", gen_Out4());'
50 quote ' return 0;'
51 quote '}'
```

This file defines Boolean signals s0 and s1 and integer signal code to be aliases for references to global variables s0_val, s1_val, and code_val. It declares integer signals A, B, C, and D, where the corresponding C expressions apply the standard library function atoi to strings passed as command line arguments.

The definition of the block named s1 generates the following C code:

```
long long gen_s1()
{
    return ((code_val) == 2 || (code_val) == 3);
}
```

As can be seen here, set membership testing is implemented as a series of comparisons, and every reference to signal code is replaced by the C expression code_val.

Note that there is no direct relation between the signal s1 declared on line 23 of the HCL file, and the block named s1 declared on line 31. One is an alias for a C expression, while the other generates a function named gen.s1.

The quoted text at the end generates the following main function:

```
int main(int argc, char *argv[]) {
  data_names = argv+2;
  code_val = atoll(argv[1]);
  s1_val = gen_s1();
  s0_val = gen_s0();
  printf("Out = %lld\n", gen_Out4());
  return 0;
}
```

The main function calls the functions gen_s1, gen_s0, and gen_Out4 that were generated from the block definitions. We can also see how the C code must define the sequencing of block evaluations and the setting of the values used in the C expressions representing the different signal values.

2 SEQ

The following is the complete HCL code for the SEQ processor.

```
1 #/* $begin seq-all-hcl */
HCL Description of Control for Single Cycle Y86-64 Processor SEQ
  Copyright (C) Randal E. Bryant, David R. O'Hallaron, 2010
 C Include's. Don't alter these
 1.0
11 quote '#include <stdio.h>'
12 quote '#include "isa.h"'
13 quote '#include "sim.h"'
14 quote 'int sim_main(int argc, char *argv[]);'
15 quote 'word_t gen_pc() {return 0;}'
16 quote 'int main(int argc, char *argv[])'
17 quote ' {plusmode=0; return sim_main(argc, argv);}'
18
Declarations. Do not change/remove/delete any of these
22
```

```
23 ##### Symbolic representation of Y86-64 Instruction Codes ##############
 24 wordsig INOP 'I_NOP'
 25 wordsig IHALT 'I_HALT'
 26 wordsig IRRMOVQ 'I_RRMOVQ'
 27 wordsig IIRMOVQ 'I_IRMOVQ'
 28 wordsig IRMMOVQ 'I_RMMOVQ'
 29 wordsig IMRMOVQ 'I_MRMOVQ'
 30 wordsig IOPQ 'I_ALU'
31 wordsig IJXX 'I_JMP'
 32 wordsig ICALL 'I CALL'
 33 wordsig IRET 'I_RET'
  34 wordsig IPUSHQ 'I_PUSHQ'
 35 wordsig IPOPQ 'I_POPQ'
                                                                                                                                                                                     #####
 37 ##### Symbolic represenations of Y86-64 function codes
 38 wordsig FNONE 'F_NONE' # Default function code
 40 \#\#\#\# Symbolic representation of Y86-64 Registers referenced explicitly \#\#\#\#
 41 wordsig RRSP 'REG_RSP' # Stack Pointer
42 wordsig RNONE 'REG_NONE' # Special value
                                                                                  # Special value indicating "no register"
 44 ##### ALU Functions referenced explicitly
                                                                                                                                                                               #####
 45 wordsig ALUADD 'A_ADD' \# ALU should add its arguments
                                                                                                                                                                                #####
 47 ##### Possible instruction status values
 48 wordsig SAOK 'STAT_AOK' # Normal execution
49 wordsig SADR 'STAT_ADR' # Invalid memory address
50 wordsig SINS 'STAT_INS' # Invalid instruction
 51 wordsig SHLT 'STAT HLT'
                                                                                  # Halt instruction encountered
 55 ##### Fetch stage inputs
                                                                                                       #####
 56 wordsig pc 'pc'
                                                                                                      # Program counter
 57 ##### Fetch stage computations
                                                                                                     #####
# icode field from instruction memory

wordsig imem_ifun 'imem_ifun' # ifun field from instruction memory

Instruction control code

Instruction function

Instruction

Instruction

Instruction function

Instruction

In
                                                                                                  #####
  69 ##### Decode stage computations
 70 wordsig valA 'vala'
71 wordsig valB 'valb'
                                                                                                     # Value from register A port
                                                                                                     # Value from register B port
```

```
73 ##### Execute stage computations
                                  #####
 74 wordsig valE 'vale'
                                  # Value computed by ALU
 75 boolsig Cnd 'cond'
                                  # Branch test
 77 ##### Memory stage computations
                                 #####
 78 wordsig valM 'valm'
                                  # Value read from memory
 79 boolsig dmem_error 'dmem_error'
                                  # Error signal from data memory
 81
 83 # Control Signal Definitions.
 86 ############ Fetch Stage
                            88 # Determine instruction code
 89 word icode = [
        imem_error: INOP;
         1: imem_icode;
                           # Default: get from instruction memory
 91
92 ];
 94 # Determine instruction function
 95 word ifun = [
        imem_error: FNONE;
                            # Default: get from instruction memory
 97
         1: imem_ifun;
98 ];
99
100 bool instr valid = icode in
    { INOP, IHALT, IRRMOVQ, IIRMOVQ, IRMMOVQ, IMRMOVQ,
               IOPQ, IJXX, ICALL, IRET, IPUSHQ, IPOPQ };
102
103
104 # Does fetched instruction require a regid byte?
105 bool need regids =
        icode in { IRRMOVQ, IOPQ, IPUSHQ, IPOPQ,
106
                    IIRMOVQ, IRMMOVQ, IMRMOVQ };
107
108
109 # Does fetched instruction require a constant word?
110 bool need_valC =
111
       icode in { IIRMOVQ, IRMMOVQ, IMRMOVQ, IJXX, ICALL };
115 ## What register should be used as the A source?
116 word srcA = [
         icode in { IRRMOVQ, IRMMOVQ, IOPQ, IPUSHQ } : rA;
         icode in { IPOPQ, IRET } : RRSP;
         1 : RNONE; # Don't need register
119
120 ];
122 ## What register should be used as the B source?
```

```
123 word srcB = [
       icode in { IOPQ, IRMMOVQ, IMRMOVQ } : rB;
         icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP;
         1 : RNONE; # Don't need register
127 ];
128
129 ## What register should be used as the E destination?
130 word dstE = [
          icode in { IRRMOVQ } && Cnd : rB;
131
          icode in { IIRMOVQ, IOPQ} : rB;
          icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP;
          1 : RNONE; # Don't write any register
135 ];
137 ## What register should be used as the M destination?
138 word dstM = [
         icode in { IMRMOVQ, IPOPQ } : rA;
140
         1 : RNONE; # Don't write any register
141 ];
142
145 ## Select input A to ALU
146 \text{ word aluA} = [
         icode in { IRRMOVQ, IOPQ } : valA;
         icode in { IIRMOVQ, IRMMOVQ, IMRMOVQ } : valC;
         icode in { ICALL, IPUSHQ } : -8;
150
         icode in { IRET, IPOPQ } : 8;
          # Other instructions don't need ALU
152 ];
154 ## Select input B to ALU
155 word aluB = [
         icode in { IRMMOVQ, IMRMOVQ, IOPQ, ICALL,
                       IPUSHQ, IRET, IPOPQ } : valB;
157
         icode in { IRRMOVQ, IIRMOVQ } : 0;
158
         # Other instructions don't need ALU
159
160 ];
161
162 ## Set the ALU function
163 word alufun = [
         icode == IOPQ : ifun;
165
          1 : ALUADD;
166 ];
167
168 ## Should the condition codes be updated?
169 bool set_cc = icode in { IOPQ };
```

```
173 ## Set read control signal
174 bool mem_read = icode in { IMRMOVQ, IPOPQ, IRET };
176 ## Set write control signal
177 bool mem_write = icode in { IRMMOVQ, IPUSHQ, ICALL };
179 ## Select memory address
180 word mem addr = [
          icode in { IRMMOVQ, IPUSHQ, ICALL, IMRMOVQ } : valE;
181
           icode in { IPOPQ, IRET } : valA;
183
           # Other instructions don't need address
184 ];
185
186 ## Select memory input data
187 word mem_data = [
          # Value from register
188
          icode in { IRMMOVQ, IPUSHQ } : valA;
189
190
          # Return PC
          icode == ICALL : valP;
191
          # Default: Don't write anything
193 ];
194
195 ## Determine instruction status
196 word Stat = [
          imem_error || dmem_error : SADR;
          !instr valid: SINS;
198
          icode == IHALT : SHLT;
200
           1 : SAOK;
201 ];
205 ## What address should instruction be fetched at
206
207 \text{ word new\_pc} = [
       # Call. Use instruction constant
          icode == ICALL : valC;
209
          # Taken branch. Use instruction constant
210
          icode == IJXX && Cnd : valC;
211
          # Completion of RET instruction. Use value from stack
          icode == IRET : valM;
213
          # Default: Use incremented PC
214
215
           1 : valP;
216 ];
217 #/* $end seq-all-hcl */
```

3 PIPE

The following is the complete HCL code for the PIPE processor.

```
1 #/* $begin pipe-all-hcl */
HCL Description of Control for Pipelined Y86-64 Processor #
    Copyright (C) Randal E. Bryant, David R. O'Hallaron, 2014
8 # C Include's. Don't alter these
11 quote '#include <stdio.h>'
12 quote '#include "isa.h"'
13 quote '#include "pipeline.h"'
14 quote '#include "stages.h"'
15 quote '#include "sim.h"'
16 quote 'int sim_main(int argc, char *argv[]);'
17 quote 'int main(int argc, char *argv[]){return sim_main(argc,argv);}'
20 # Declarations. Do not change/remove/delete any of these
24 wordsig INOP
           'I NOP'
25 wordsig IHALT 'I_HALT'
26 wordsig IRRMOVQ 'I_RRMOVQ'
27 wordsig IIRMOVQ 'I_IRMOVQ'
28 wordsig IRMMOVQ 'I_RMMOVQ'
29 wordsig IMRMOVO 'I MRMOVO'
30 wordsig IOPQ 'I_ALU'
           'I_JMP'
31 wordsig IJXX
32 wordsig ICALL 'I_CALL'
33 wordsig IRET 'I RET'
34 wordsig IPUSHQ 'I_PUSHQ'
35 wordsig IPOPO 'I POPO'
37 ##### Symbolic represenations of Y86-64 function codes
38 wordsig FNONE 'F_NONE' # Default function code
40 ##### Symbolic representation of Y86-64 Registers referenced
41 wordsig RRSP 'REG RSP' # Stack Pointer
42 wordsig RNONE
            'REG NONE'
                         # Special value indicating "no register"
45 wordsig ALUADD 'A_ADD'
                         # ALU should add its arguments
```

```
46
47 ##### Possible instruction status values
                                                          #####
48 wordsig SBUB 'STAT_BUB' # Bubble in stage
                          # Normal execution
# Invalid memory address
# Invalid
49 wordsig SAOK 'STAT_AOK'
50 wordsig SADR
                'STAT_ADR'
51 wordsig SINS 'STAT_INS'
                             # Invalid instruction
52 wordsig SHLT 'STAT_HLT'
                             # Halt instruction encountered
54 ##### Signals that can be referenced by control logic ################
58 wordsig F_predPC 'pc_curr->pc'  # Predicted value of PC
61
                                  # icode field from instruction memory
62 wordsig imem_icode 'imem_icode'
63 wordsig imem_ifun 'imem_ifun'
                                  # ifun field from instruction memory
64 wordsig f_icode 'if_id_next->icode' # (Possibly modified) instruction code
65 wordsig f_ifun 'if_id_next->ifun' # Fetched instruction function
66 wordsig f_valC 'if_id_next->valc' # Constant data of fetched instruction
67 wordsig f_valP 'if_id_next->valp' # Address of following instruction
68 boolsig imem_error 'imem_error'  # Error signal from instruction memory
69 boolsig instr_valid 'instr_valid' # Is fetched instruction valid?
72 wordsig D icode 'if id curr->icode' # Instruction code
73 wordsig D_rA 'if_id_curr->ra' # rA field from instruction
74 wordsig D rB 'if id curr->rb'
                                  # rB field from instruction
75 wordsig D_valP 'if_id_curr->valp' # Incremented PC
79 wordsig d_srcA 'id_ex_next->srca' # srcA from decoded instruction
80 wordsig d_srcB 'id_ex_next->srcb' # srcB from decoded instruction
82 wordsig d_rvalB 'd_regvalb'
                                  # valB read from register file
85 wordsig E_icode 'id_ex_curr->icode' # Instruction code
86 wordsig E_ifun 'id_ex_curr->ifun' # Instruction function
87 wordsig E_valC 'id_ex_curr->valc' # Constant data
88 wordsig E_srcA 'id_ex_curr->srca' # Source A register ID
89 wordsig E_valA 'id_ex_curr->vala' # Source A value
90 wordsig E_srcB 'id_ex_curr->srcb'  # Source B register ID
91 wordsig E_valB 'id_ex_curr->valb' # Source B register ID
92 wordsig E_dstE 'id_ex_curr->deste' # Destination E register ID
93 wordsig E_dstM 'id_ex_curr->destm' # Destination M register ID
```

```
96 wordsig e_valE 'ex_mem_next->vale' # valE generated by ALU
 97 boolsig e_Cnd 'ex_mem_next->takebranch' # Does condition hold?
 98 wordsig e_dstE 'ex_mem_next->deste' # dstE (possibly modified to be RNONE)
 99
100 ##### Pipeline Register M
                                           ###########################
101 wordsig M_stat 'ex_mem_curr->status' # Instruction status
102 wordsig M_icode 'ex_mem_curr->icode' # Instruction code
103 wordsig M_ifun 'ex_mem_curr->ifun'
                                     # Instruction function
104 wordsig M_valA 'ex_mem_curr->vala'
                                        # Source A value
105 wordsig M_dstE 'ex_mem_curr->deste' # Destination E register ID
106 wordsig M_valE 'ex_mem_curr->vale'
                                        # ALU E value
107 wordsig M dstM 'ex mem curr->destm'  # Destination M register ID
108 boolsig M_Cnd 'ex_mem_curr->takebranch' # Condition flag
109 boolsig dmem error 'dmem error'
                                  # Error signal from instruction memory
110
112 wordsig m_valM 'mem_wb_next->valm' # valM generated by memory
113 wordsig m_stat 'mem_wb_next->status'  # stat (possibly modified to be SADR)
116 wordsig W_stat 'mem_wb_curr->status' # Instruction status
117 wordsig W_icode 'mem_wb_curr->icode'
                                      # Instruction code
118 wordsig W_dstE 'mem_wb_curr->deste'  # Destination E register ID

119 wordsig W_valE 'mem_wb_curr->vale'  # ALU E value

120 wordsig W_dstM 'mem_wb_curr->destm'  # Destination M register ID

121 wordsig W_valM 'mem_wb_curr->valm'  # Memory M value
122
Control Signal Definitions.
127 ############ Fetch Stage
                                 129 ## What address should instruction be fetched at
130 word f_pc = [
         # Mispredicted branch. Fetch at incremented PC
         M_icode == IJXX && !M_Cnd : M_valA;
132
133
          # Completion of RET instruction
134
         W_icode == IRET : W_valM;
         # Default: Use predicted value of PC
          1 : F_predPC;
136
137 ];
138
139 ## Determine icode of fetched instruction
140 word f_icode = [
          imem error : INOP;
141
          1: imem_icode;
142
143 ];
144
145 # Determine ifun
```

```
146 word f_i = [
          imem_error : FNONE;
           1: imem_ifun;
148
149 ];
150
151 # Is instruction valid?
152 bool instr_valid = f_icode in
          { INOP, IHALT, IRRMOVQ, IIRMOVQ, IRMMOVQ, IMRMOVQ,
             IOPQ, IJXX, ICALL, IRET, IPUSHQ, IPOPQ };
154
155
156 # Determine status code for fetched instruction
157 word f_stat = [
158
          imem_error: SADR;
          !instr valid : SINS;
159
           f icode == IHALT : SHLT;
160
           1 : SAOK;
161
162 ];
163
164 # Does fetched instruction require a regid byte?
165 bool need_regids =
           f_icode in { IRRMOVQ, IOPQ, IPUSHQ, IPOPQ,
167
                        IIRMOVQ, IRMMOVQ, IMRMOVQ };
169 # Does fetched instruction require a constant word?
170 bool need_valC =
           f icode in { IIRMOVQ, IRMMOVQ, IMRMOVQ, IJXX, ICALL };
172
173 # Predict next value of PC
174 \text{ word f}_{predPC} = [
           f_icode in { IJXX, ICALL } : f_valC;
175
           1 : f valP;
176
177 ];
180
181
182 ## What register should be used as the A source?
183 word d_srcA = [
           D_icode in { IRRMOVQ, IRMMOVQ, IOPQ, IPUSHQ } : D_rA;
184
           D_icode in { IPOPQ, IRET } : RRSP;
           1 : RNONE; # Don't need register
186
187 ];
188
189 ## What register should be used as the B source?
190 word d_srcB = [
           D_icode in { IOPQ, IRMMOVQ, IMRMOVQ } : D_rB;
191
           D_icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP;
192
           1 : RNONE; # Don't need register
193
194 ];
195
```

```
196 ## What register should be used as the E destination?
197 word d_dstE = [
           D_icode in { IRRMOVQ, IIRMOVQ, IOPQ} : D_rB;
           D_icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP;
200
           1 : RNONE; # Don't write any register
201 ];
202
203 ## What register should be used as the M destination?
204 \text{ word d\_dstM} = [
          D icode in { IMRMOVQ, IPOPQ } : D rA;
           1 : RNONE; # Don't write any register
206
207 ];
208
209 ## What should be the A value?
210 ## Forward into decode stage for valA
211 word d valA = [
212
           D_icode in { ICALL, IJXX } : D_valP; # Use incremented PC
213
           d_srcA == e_dstE : e_valE;  # Forward valE from execute
                                       # Forward valM from memory
           d_srcA == M_dstM : m_valM;
214
           d_srcA == M_dstE : M_valE;
                                      # Forward valE from memory
215
           d_srcA == W_dstM : W_valM;
                                      # Forward valM from write back
217
           d_srcA == W_dstE : W_valE;
                                      # Forward valE from write back
           1 : d_rvalA; # Use value read from register file
218
219 ];
220
221 word d valB = [
                                      # Forward valE from execute
           d srcB == e dstE : e valE;
223
           d_srcB == M_dstM : m_valM;
                                      # Forward valM from memory
           d srcB == M dstE : M valE;
                                       # Forward valE from memory
224
           d_srcB == W_dstM : W_valM;
                                       # Forward valM from write back
225
                                        # Forward valE from write back
           d srcB == W dstE : W valE;
226
           1 : d rvalB; # Use value read from register file
227
228 ];
229
232 ## Select input A to ALU
233 word aluA = [
           E_icode in { IRRMOVQ, IOPQ } : E_valA;
234
           E_icode in { IIRMOVQ, IRMMOVQ, IMRMOVQ } : E_valC;
          E_icode in { ICALL, IPUSHQ } : -8;
236
           E_icode in { IRET, IPOPQ } : 8;
           # Other instructions don't need ALU
238
239 ];
240
241 ## Select input B to ALU
242 word aluB = [
          E icode in { IRMMOVQ, IMRMOVQ, IOPQ, ICALL,
243
                        IPUSHQ, IRET, IPOPQ } : E valB;
244
           E_icode in { IRRMOVQ, IIRMOVQ } : 0;
245
```

```
# Other instructions don't need ALU
246
247 ];
248
249 ## Set the ALU function
250 word alufun = [
         E_icode == IOPQ : E_ifun;
          1 : ALUADD;
252
253 ];
254
255 ## Should the condition codes be updated?
256 bool set_cc = E_icode == IOPQ &&
           # State changes only during normal operation
           !m_stat in { SADR, SINS, SHLT } && !W_stat in { SADR, SINS, SHLT };
258
260 ## Generate valA in execute stage
261 word e_valA = E_valA;  # Pass valA through stage
263 ## Set dstE to RNONE in event of not-taken conditional move
264 \text{ word } e_dstE = [
          E_icode == IRRMOVQ && !e_Cnd : RNONE;
          1 : E_dstE;
267 ];
271 ## Select memory address
272 word mem addr = [
273
           M_icode in { IRMMOVQ, IPUSHQ, ICALL, IMRMOVQ } : M_valE;
           M icode in { IPOPQ, IRET } : M valA;
           # Other instructions don't need address
275
276 ];
277
278 ## Set read control signal
279 bool mem_read = M_icode in { IMRMOVQ, IPOPQ, IRET };
281 ## Set write control signal
282 bool mem_write = M_icode in { IRMMOVQ, IPUSHQ, ICALL };
284 #/* $begin pipe-m_stat-hcl */
285 ## Update the status
286 word m_stat = [
287
           dmem_error : SADR;
           1 : M_stat;
288
289 ];
290 #/* $end pipe-m_stat-hcl */
292 ## Set E port register ID
293 word w dstE = W dstE;
295 ## Set E port value
```

```
296 word w_valE = W_valE;
297
298 ## Set M port register ID
299 word w_dstM = W_dstM;
301 ## Set M port value
302 word w_valM = W_valM;
303
304 ## Update processor status
305 word Stat = [
306
           W_stat == SBUB : SAOK;
307
           1 : W stat;
308];
311
312 # Should I stall or inject a bubble into Pipeline Register F?
313 # At most one of these can be true.
314 bool F_bubble = 0;
315 bool F_stall =
           # Conditions for a load/use hazard
316
317
           E_icode in { IMRMOVQ, IPOPQ } &&
           E_dstM in { d_srcA, d_srcB } ||
318
319
           # Stalling at fetch while ret passes through pipeline
320
           IRET in { D_icode, E_icode, M_icode };
321
322 # Should I stall or inject a bubble into Pipeline Register D?
323 # At most one of these can be true.
324 bool D stall =
           # Conditions for a load/use hazard
325
           E icode in { IMRMOVQ, IPOPQ } &&
326
327
            E_dstM in { d_srcA, d_srcB };
328
329 bool D_bubble =
330
           # Mispredicted branch
           (E_icode == IJXX && !e_Cnd) ||
331
           # Stalling at fetch while ret passes through pipeline
332
           # but not condition for a load/use hazard
           !(E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }) &&
334
             IRET in { D_icode, E_icode, M_icode };
336
337 # Should I stall or inject a bubble into Pipeline Register E?
338 # At most one of these can be true.
339 bool E stall = 0;
340 bool E_bubble =
           # Mispredicted branch
341
           (E_icode == IJXX && !e_Cnd) ||
342
           # Conditions for a load/use hazard
343
           E_icode in { IMRMOVQ, IPOPQ } &&
344
           E_dstM in { d_srcA, d_srcB};
345
```

```
346
347 # Should I stall or inject a bubble into Pipeline Register M?
348 # At most one of these can be true.
349 bool M_stall = 0;
350 # Start injecting bubbles as soon as exception passes through memory stage
351 bool M_bubble = m_stat in { SADR, SINS, SHLT } || W_stat in { SADR, SINS, SHLT };
352
353 # Should I stall or inject a bubble into Pipeline Register W?
354 bool W_stall = W_stat in { SADR, SINS, SHLT };
355 bool W_bubble = 0;
356 #/* $end pipe-all-hcl */
```