Unit 4: Transistors and Transistor Circuits

Xueqi Li* (Dated: Mar 24, 2018)

INTRODUCTION

There are a few importent applications for the semiconductor, one of the most importent one is transistors. In this lab report, bipolar junction transistor (BJT) and junction gate field-effect transistor (JFET) will be introduced.

Bipolar Junction Transistor

A bipolar junction transistor transistor is made by ptype and n-type semiconductor. For example, one can form a transistor by putting p-type semiconductor in between of two n-type semiconductor. Such transistor will form a p-n junction at the interface, which lead to potential. We call the connection to the middle p-typle as base, call the connections to the two n-type as collector and emiter. Easy to see that if there is current flowing from base to emiter, the voltage drop between the base and the emiter is the voltage drop due to a p-n junction:

$$V_{BE} = V_d \tag{1}$$

where V_d is usually 0.65V.

If there is nothing connect to the base, or the voltage applied on base is less than V_d , which is not enough to break the potential of the p-n junction, the transistor is simply two diode face each other, which means on current can flow through the transistor from collector to emiter or vice versa.

If there is some voltage applied on the base and higher than V_d . This will allow the current to folw through the transistor. If there is a voltage V_C applied on collector, than the current will flow to the emiter. Moreover, more voltage applied to the base, the transistor will allow more current to flow. It turn out that it is a linear relation in the most of the case:

$$I_C = \beta I_B \tag{2}$$

where β is different from different transistor. its value is usually around 50-300.

Furthermore, one can also apply Kirchhoff's circuit laws:

$$I_C + I_B = I_E \tag{3}$$

than it is possible to use Equation 2 to find the current in emiter:

$$I_E = (1 + \beta)I_B \tag{4}$$

So as above, one can also find following relation:

$$I_C = \alpha I_E \; ; \; \alpha = \frac{\beta}{1+\beta} \approx 1$$

One must see that the output voltage cannot larger then the voltage input (base voltage and collector voltage) to the transistor. If $V_{\rm cc}$ is applied in at somewhere connect to the collector, usually we have following relation:

$$V_{\rm cc} > V_C > V_B > V_E \ge 0 \tag{5}$$

Usually a transistor have a maximum power so that it would not be broken. Thus we have

$$P = I_C V_{CE} < P_{\text{max}}$$

which is used to protect the transistor

Overall, such a transistor is like a valve. The base control the valve to open or close (or open in some percentage) the gate between the collector and the emiter. Moreover, if all the input in the collector is already go through the transistor to the emiter, no matter how much force is putting in in to the valve, the output would not change.

Emitter Follower




FIG. 1: A Emitter Follower

An emitter follower is an application of the bipolar junction transistor, which is presented as Figure 1. From Equation 1 we can easy to see that the output voltage is simply given by

$$V_{\text{out}} = V_{\text{in}} - V_d \tag{6}$$

One importent aspect for the follower is that it isolation the circuit like a buffer, i.e., it have a low influence

on the input side. and it also makes the circuit functioning well on the output side. This means the it have a high input impedance and a low output impedance.

The output impedance is to think the circuit as its Thevenin's equivalent. Than we have:

$$Z_{\text{out}} = \frac{\mathrm{d}V_{\text{open}}}{\mathrm{d}I_{\text{short}}} = 0$$

The input impedance is defined as $\frac{dV_{in}}{dI_{in}}$. Thus, we have:

$$Z_{\rm in} = \frac{\mathrm{d}V_{\rm in}}{\mathrm{d}V_{\rm in}} = \frac{\mathrm{d}V_B}{\mathrm{d}\frac{V_B - V_d}{(1+\beta)R_E}} = (1+\beta)R_E$$

which is usually very large since β is from 50 to 300.

Emitter Follower Application




FIG. 2: A Emitter Follower in Application

In practice, we use a emitter follower as presented in Figure 2. The reasone that we cannot use a circuit as Figure 1 is because of Equation 5. Let say if we have a sine wave centered at 0V from the input, than any part below 0V will be cut by Equation 5. So as any part larger than around $V_{\rm cc}$. Therefore, by using a circuit as Figure 2, we can centered the comming wave in the acceptable range, i.e., approximately (voltage might drop due to p-n junction) from 0V to $V_{\rm cc}$. Thus we want to center the output voltage such that $V_E \approx \frac{V_{\rm cc}}{2}$

To decide the value of different part of the circuit, we can simply follow the follow procedure:

- 1. Set $V_E = \frac{V_{cc}}{2}$ when input voltage is zero. This will center the output voltage.
- 2. Set R_E to limit the maximum current (I_E) by

$$R_E = \frac{V_E}{I_E(\text{max})}$$

3. Set R_1 and R_2 to achieve our setting of V_E . To do so we find

$$V_B = V_E + V_d = \frac{V_{cc}R_2}{R_1 + R_2}$$

Also, we want to have $Z_{\rm EF:in} \gg R_{\rm VD:th}$. To do so let say $Z_{\rm EF:in}$ is around β times larger than $R_{\rm VD:th}$. Than we can have

$$\frac{R_1 R_2}{R1 + R_2} \approx R_E$$

Using above two equation we can therefore solve R_1 and R_2 .

4. Set C by expected frequency. This step we think the circuit as a high-pass. Thus, we have

$$C = \frac{1}{2\pi f R} = \frac{1}{2\pi f (R_1 /\!\!/ R_2 /\!\!/ Z_{\rm in})}$$

Common Emitter Amplifier




FIG. 3: A Common Emitter Amplifier

Another application of bipolar junction transistor is the common emitter amplifier presented in Figure 3. We see that the output voltage can be find by using Equation 3, Equation 2 and Equation 4

$$\begin{split} V_{\text{out}} &= V_C \\ &= V_{\text{cc}} - I_C R_C \\ &= V_{\text{cc}} - \alpha I_E R_C \\ &= V_{\text{cc}} - \alpha \frac{V_{\text{in}} - V_d}{R_E} R_C \end{split}$$

One can calculate teh gain of the circuit as:

$$Gain := \frac{dV_{our}}{dV_{in}} = -\alpha \frac{R_C}{R_E} \approx -\frac{R_C}{R_E}$$

where the negative sign imply that the output will be inverse from the input. From thi we can see that by choosing R_C and R_E , we can amplify the signal.

One can also calculate the input impedance as:

$$Z_{\rm in} = \frac{{\rm d}V_{\rm in}}{I_{\rm in}} = \frac{{\rm d}V_{\rm in}}{{\rm d}\frac{V_{\rm in} - V_d}{(1+\beta)R_E}} = (1+\beta)R_E$$

To find the output impedance, consider we use a load resistor in the output end and measure the voltage on the load resistor:

$$\begin{split} V &= V_C \\ &= I_L R_L \\ &= (I_{\text{cc}} - I_C) R_L \\ &= (\frac{V_{\text{cc}} - V}{R_C} - \beta I_E) R_L \\ &= (\frac{V_{\text{cc}} - V}{R_C} - \beta \frac{V_E}{R_E}) R_L \\ &= (\frac{V_{\text{cc}} - V}{R_C} - \beta \frac{V_{\text{in}} - V_d}{R_E}) R_L \end{split}$$

sove for V, we find

$$V = \frac{R_L}{R_C + R_L} V_{\rm cc} - \frac{R_C R_L}{R_C + R_L} \frac{\alpha (V_{\rm in} - V_d)}{R_E}$$

Now we can find output impedance by using voltage divider equation:

$$Z_{\text{out}} = R_{\text{th}} = \frac{V_{\text{th}} R_L}{V} - R_L$$

$$= \frac{(V_{\text{cc}} - \alpha \frac{V_{\text{in}} - V_d}{R_E} R_C) R_L}{\frac{R_L}{R_C + R_L} V_{\text{cc}} - \frac{R_C R_L}{R_C + R_L} \frac{\alpha (V_{\text{in}} - V_d)}{R_E}} - R_L$$

$$= \frac{V_{\text{cc}} - \alpha \frac{V_{\text{in}} - V_d}{R_E} R_C}{\frac{1}{R_C + R_L} V_{\text{cc}} - \frac{R_C}{R_C + R_L} \frac{\alpha (V_{\text{in}} - V_d)}{R_E}} - R_L$$

$$= \frac{V_{\text{cc}} - \alpha \frac{V_{\text{in}} - V_d}{R_E} R_C}{\frac{1}{R_C + R_L} (V_{\text{cc}} - R_C \frac{\alpha (V_{\text{in}} - V_d)}{R_E})} - R_L$$

$$= R_C + R_L - R_L$$

$$= R_C$$

which we can find out the output impedance is R_C .

Common Emitter Amplifier Application




FIG. 4: A Common Emitter Amplifier in Application

Due to the same reason as the follower, in practice, we use a circuit as presented in Figure 4. This will center the output voltage in the position we want within the limit of Equation 5. To find the value for each part of the circuit, we can following the same steps as follower case with a small change:

1. Set voltage for bace, emiter and collector. If the input have amplitude A, than the range for them are given as

$$V_B = V_d \sim V_d + V_E(\max)$$

 $V_E = 0 \sim 2A$
 $V_C = V_B(\max) \sim V_{cc}$

which lead to following quiessent voltage:

$$V_B = V_E(0) + V_d$$

$$V_E = A$$

$$V_C = \frac{V_{cc} + V_d + 2A}{2}$$

2. Set R_E to limit the current:

$$\frac{V_E(\max)}{R_E} = I_{\text{limit}}$$

3. Set R_C for the given gain:

$$\frac{R_C}{R_E} = Gain$$

4. Set R_1 and R_2 to achieve V_B , here we do the same trick as follower:

$$V_{B} = \frac{V_{cc}R_{2}}{R_{1} + R_{2}}$$
$$\frac{R_{1}R_{2}}{R_{1} + R_{2}} = R_{E}$$

5. Set C:

$$C = \frac{1}{2\pi f(R_1 /\!\!/ R_2 /\!\!/ Z_{\rm in})}$$

Field-effect Transistor




FIG. 5: Junction Field-effect Transistor

Another transistor is the field effect transistor. The structure of a JFET is present in Figure 5a. The dark gray part is p-type semiconductor and the white part is n-type semiconductor.

When one apply a some voltage on the gate, a field effect will happened when $V_G < 0$. The field effect will create a light gray area as presented in Figure 5b. This area will prevent current to pass this area. Eventually, this aria will grow and cut the whole transistor, as present in Figure 5c, which let no current flow through. Such voltage so called as pinch-off voltage. After that voltage, it stays as a open circuit.

DATA AND CALCULATION

Bipolar Junction Transistor




FIG. 6: Measure BJT

In here we use Figure 6 to measure the property of a BJT. To avoid damage the BJT, we want to limit the input current. Notice the voltage across R_0 and R_2 are $5V-V_d$, where we take V_d as 0.65V. By using Equation 2, we chose to use a 3.39(1)k Ω resistor. The data obtained in is list in the appendix.

Follower




FIG. 7: Follower in Lab

We follow the step above to find the value of each part of circuit.

- 1. Set $V_E = \frac{V_{cc}}{2} = 7.5V$ when input voltage is zero.
- 2. Set R_E to limit the maximum current (I_E) by

$$R_E = \frac{V_E}{I_E(\text{max})} = \frac{7.5V}{5\text{mA}} = 1500\Omega$$

3. Set R_1 and R_2 to achieve our setting of V_E . To do so we find

$$V_B = V_E + V_d = 8.15V = \frac{15VR_2}{R_1 + R_2}$$
$$\frac{R_1R_2}{R_1 + R_2} = 1500\Omega$$

Using above two equation we can therefore solve $R_1 = 2760.74\Omega$ and $R_2 = 3283.67\Omega$.

4. Set C by expected frequency, here we use $f=300 \mathrm{Hz}$. This step we think the circuit as a high-pass. Thus, we have

$$C = \frac{1}{2\pi f(R_1 /\!\!/ R_2 /\!\!/ Z_{\rm in})} = \frac{1}{2\pi f 1496.8\Omega} = 3.5368 \times 10^{-11} \mu F$$

In lab we measure following value for each part:

$$R_E = 1.54(1) k\Omega$$

$$R_1 = 2.80(1) k\Omega$$

$$R_2 = 3.15(20) k\Omega$$

$$C = 0.35(1) \mu F$$

The data obtained is in the appendix.

We also measure the DC voltage in each end of the follower, we find $V_C = 15.0(2)V$, $V_B = 8.2(2)V$, and $V_E = 8.0(2)V$.

Amplifier




FIG. 8: Amplifier in Lab

For amplifier, we follow the step above to find the value of each part of the circuit:

1. Set quiessent voltage for bace, emiter and collector.

$$V_B = V_E(0) + V_d = 0.5 + 0.65V = 1.15V$$

$$V_E = A = 0.5V$$

$$V_C = \frac{V_{cc} + V_d + 2A}{2} = \frac{15 + 0.65 + 1}{2}V = 8.325V$$

2. Set R_E to limit the current:

$$\frac{V_E(\text{max})}{R_E} = \frac{1V}{R_E} = I_{\text{limit}} = 0.5 \text{mA}$$

This give use $R_E = 2000\Omega$.

3. Set R_C for the given gain:

$$\frac{R_C}{R_E} = \frac{R_C}{2000\Omega} = \text{Gain} = 15$$

This give us $R_C = 30 \text{k}\Omega$.

4. Set R_1 and R_2 to achieve V_B , here we do the same trick as follower:

$$V_B = 1.15V = \frac{V_{cc}R_2}{R_1 + R_2} = \frac{15VR_2}{R_1 + R_2}$$
$$\frac{R_1R_2}{R_1 + R_2} = R_E = 2000\Omega$$

Solve the equation we find $R_1 = 26087\Omega$ and $R_2 = 2166.06\Omega$

5. Set C, here we use f = 200Hz:

$$C = \frac{1}{2\pi f(R_1 /\!\!/ R_2 /\!\!/ Z_{\rm in})} = 3.939 \text{nF}$$

In the lab, we measure following value:

$$\begin{split} R_E &= 1.969(1) \mathrm{k}\Omega \\ R_C &= 29.75(3) \mathrm{k}\Omega \\ R_1 &= 27.02(1) \mathrm{k}\Omega \\ R_2 &= 2.200(5) \mathrm{k}\Omega \\ C &= 4.2 \mathrm{nF} \end{split}$$

The data obtained is as in the appendix.

JFET




FIG. 9: Measure JFET

In this lab we use Figure 9 to measure the property of JFET. The data obtained is in the appendix.

ANALYSIS

Measure BJT

In here we measure the current in base and in collector. We change the variable resistor to obtained different current in the base. The gain is given in the Table 1. We see that gain is equal to β and is not a constent in the whole range. The gain decrease as the current on base increase, and the current in collector stop increase once it reach $V_{\rm cc}$, which follows Equation 5.

On the other hand, we can measure the voltage drop between the emiter and the collector, which is in Table 2. We see it is not in saturation, i.e., increase current in base do make current in collector increase, untill current in collector reache $V_{\rm cc}$, it than in saturation, i.e., increase current in base does not chagne the collector current. We can also see this in from the voltage. When in the saturation, we can think as the valve are full open, which means the voltage drop between collector and the emiter is very small. We see that before collector current reach around 16V, the voltage drop is large, which means it is not in saturation. However, when collector current is larger than around 16V, the voltage drop is small, which means it is now in saturation.


Follower

We see that the DC voltage between base and emiter droped 0.2V, which is reasonable, this BJT might have a smaller V_d . To see the effect of the follower, we can add a small load resistor in the output end and measure the voltage of it. When we have the follower, the voltage on load resistor is much larger (same as without load resistor) than the case of withouth follower, which means the follower indeed performs its main function of increasing the output impedance.

We apply a 10V peak to peak input voltage to the follower, and we obtained data in Table 3. From the data, we can plot Figure 10. We can also see that the phase decrease as frequency become higher linearly in log scale unhtill output voltage reachs $V_{\rm cc}$. These are characteristics of a high pass. Recall, for high pass, we have

$$|V_R| = \begin{cases} V_{\text{in}}, & \text{if } \omega RC \gg 1; \\ \frac{V_{\text{in}}}{\sqrt{2}}, & \text{if } \omega RC = 1; \\ V_{\text{in}}\omega RC, & \text{if } \omega RC \ll 1 \end{cases}$$

$$\varphi = \begin{cases} \frac{\pi}{2}, & \text{if } \omega RC \to 0; \\ \frac{\pi}{\sqrt{4}}, & \text{if } \omega RC = 1; \\ 0, & \text{if } \omega RC \to \infty \end{cases}$$






FIG. 10: Plot for FET

where here $f=300{\rm Hz}$. We see that in our result, phase decrease as frequency become higher follows above equations on phase. So as the output voltage.

We also measure the output voltage with a fixed frequency 10kHz, so as in Table 4. We see that the output voltage followes the input voltage untill it reachs $V_{\rm cc}$ and stays at $V_{\rm cc}$ when we increase the input voltage.

One interesting thing is that the output voltage sometimes higher than the input voltage by around 0.4(2)V. That may due to some background noise voltage.

Amplifier

When we build the circuit, we notice that the divider is asymmetri, while in the follower case it is almost symmetric. The reason is that in the voltage case, we chose to center the output voltage around $V_E = \frac{V_{cc}}{2} = V_B + V_d$. For example, we centered V_B in our case as 8.15V. so that we use a almost symmetric divider by the divider equation:

$$V_{\text{B:center}} = \frac{R_2 V_{\text{cc}}}{R_1 + R_2}$$




FIG. 11: Higher than 7.5V

However, when we build the amplifier, we do not center our quiessent voltage in $\frac{V_{cc}}{2}$, we center the output voltage in a much higher voltage to give space for V_E and V_B , follows Equation 5. Moreover, our V_C have a much larger amplitude than V_B and V_E . Thus V_B and V_E have to be cnetered very low. For example, in our case, we center V_B at 1.15V. From the divider equation we can see we have to use a very asymmetri divider to divider the voltage to such a low voltage.

In the lab, we see that we achieve a amplitude with gain of 13. This is within the range of 15% of 15 (12.75 to 17.25). Also we find in the lab that output is inverted compared to the input, which follows our result in Introduction. This result is successful. We test the divice with different frequency as in Table 5 (larger than 200Hz) and Table 6 (less than 200Hz). We can also see that in high frequency, there is no phase shift, follows the high-pass equation, i.e., it will not produce a phase shift in high frequency but it do produce a phase shift in low frequency. The output indeed shift by around 7.5V. If we increase the amplitude greater than 7.5V, we see that the output peak curved to follow the Equation 5, to follow the shape of V_B and any voltage higher than $V_{\rm cc}$ will be cut, so as in Frgure 11.

To calculate transcoductance, We see

$$\begin{split} g &= \frac{I_{\text{out}}}{V_{\text{in}}} \\ &= \frac{I_{\text{cc}} + I_{C}}{V_{\text{in}}} \\ &= \frac{\frac{V_{\text{cc}} + V_{C}}{R_{C}} - \alpha I_{E}}{V_{\text{in}}} \\ &= \frac{\frac{V_{\text{cc}} + V_{\text{out}}}{R_{C}} - \alpha \frac{V_{E}}{R_{E}}}{V_{\text{in}}} \\ &= \frac{\frac{15V + 8.325V}{30000\Omega} - \frac{1.15V - 0.65V}{2000\Omega}}{1.15V} \\ &= 0.00041 \Im \end{split}$$

FET

To find the pinch-off voltage, we measure the V_G and I as $V_D = 10V$. The result is in Table 7. From the data we see that the pinch-off voltage is around -1.50(4)V. Which within the range of a 2N5457 transistor[1] (-0.5V to -6V), which is used in lab. When we chose $V_G = 0$, we find that at the highes V_D , (Table 8) we find $I_D = 2.934(1)$ mA, which is also withing the range of a 2N5457 transistor[1] (1 to 5 mA).

When we fixed V_D at the highest voltage we can have, the measurment result is in Table 10. We can therefore obtained Figure 12a.


When we fixed gate voltage, we can obtained data in Table 8 and Table 9. One with gate voltage is zero, and the other one is so that gate voltage gives $I_D = 1 \text{mA}$ on the largest voltage on drain. At this point $V_G = -0.62(2) \text{V}$. We see that at low voltage, the relation between current and the voltage is linear, which means that the transistor behaves like a voltage dependent resistor. We can take a close look at the result of Figure 13.

After preform a linear fit, we can find the resistor value. When $V_G = 0V$, we have $R = 421.1(50)\Omega$. And when $I_D(V_D = \max) = 1mA$, we have $R = 740.7(72)\Omega$. In this case, the transconductance is just inverse resistor. Thus we find when $V_G = 0V$, we have $g = 0.00237(5)\Im$. And when $I_D(V_D = \max) = 1mA$, we have $g = 0.00135(6)\Im$.

CONCLUSION

The result is this lab si great. The experiment result follows the theory in introduction. The only one problem is sometimes the output voltage is higher than the input voltage in the follower. That might due to a background noise voltage and V_d for the the transistor used in the lab are too samll.

- * Partner: Tianming Hai
- [1] 2N5457, 2N5458, 2N5459 Silicon N-channel JFETS, Central Semiconductor Corp. (2014).



 $^{^{\}rm a}$ Some error bar on voltage and current are too small to see

FIG. 12: Plot for FET




FIG. 13: A close loof for plot for FET