苏州大学VHDL语言及应用期末答题卷(A卷) 共页考试形式 开卷 2020年 06 月

院系 <u>电子信息学院</u> 年级 <u>18 级</u> 专业 <u>通信工程</u> 学号 1828401052 姓名 任彤 成绩

总 分	题 号	1	1 1	111	四	五	六	七
	题 分	60	20	20				
合分人	得 分							

得分

一. 课程教学目标(共60分)

1.

(1)(9分)答案:

```
(1).用IF改写:
    ARCHITECTURE behav OF testl IS
    BEGIN
        PROCESS (s, a, b, c, d)
        BEGIN.
         IF S = "00" THEN Y <= 0;
         EISIF S="OI" THEN Y <= b;
         EISIF S="10" THEN Y <= C;
          EISE y<=d;
          END IF;
        END PROCESS;
       END behav;
   ②用 When-else 改写:
       ARCHITECTURE behav OF test 1 Is
        BEGIN
           y <= a when s="00" EISE
b When s="01" EISE
c When s="10" EISE
d;
         END behav;
       ③用 with - seled 改写.
          ARCHITECTURE behav OF test IS
           BEGIN
               WITH S SELECT
                  y <= a when "00",
b when "01",
c when "10",
d;
           END behav;
```

- (2)(3分)答案:
 - (2)组合电路。 该电路实现线1多路选择器的功能,不存在时序逻辑器件, 且选择器是一个组合逻辑器件。
- (3)(3分)答案:
 - (3) 该程序实现4选1多路选择器的功能,当输入5="00",输出a;输入i01",输出b; 输入"10";输出C,发涂输出d。

2.

- (1)(5分)答案:
 - 2.(1) 内部组成: 门阵列、2ⁿ个输入设量,一路输出 压理: 多路监择器.

- (2)(5分)答案:
 - (2). (1)M(16)内容: 0000 0000 00000011

```
3.
 (1)(10分)答案:
  3.(1) STD_LOGZC_ALL
       STD- LOGIC
       3 DOWNTO O
      test2
      behav
      BEGIN
      ClK
       9
       d
      END 1F
 (2)(3分)答案:
      (2) ARCHITECTURE behav OF test2 IS
          SIGNAL Q: STD_LOGZC_VECTOR(3 DOWNTO O);
         BEGZN
            PROCESS ( CIK, load, d, input)
            BEGZN
              ZF RISING-EDGE (CIK) THEN
                  IF (load = '1') THEN
                          a <= input;
                  else
                        a (3) <= a10);
                        a(2) <= a(3);
                       a(1) <= a(2);
                       a(0) <= a(1);
                  END 2F;
                ENDIF.
               END PROCESS;
              9 <= a;
            END behav;
 (3)(2分)答案:
(3) LIBRARY IEEE;
    USE IEEE, STD_LOGZC_1164.ALL;
   ENTITY test 2 15
      PORT( CIK, load, d: INSTD-LOGIC;
             input: IN STD_LOGIC_VECTOR(3DOWNTOO);
              q: BUFFER STO-LOGIC_VECTOR (3 DOWN TO O));
     END test2;
  ARCHITECTURE behav OF test 2.15
        PROCESS (clk, load, d, input)
        BEGIN.
          IF RISING-EDGE (OIK) THEN
              IF (load='1') THEN
                     9<= input;
                FOR i IN 2 DOWNTO O LOOP
                      9(1) <= 9(1+1);
                END LOOP;
                 9(3) <= d;
               END IF;
```

END PROCESS; END behav;


(1)(10分)答案:

```
4.(1)
             LIBRARY IEEE; (結約;)
       1) 01
       3) 02 USE IEEE. STD-LOGIC-1164.ALL; (2062C和1164中间是一)
       3)05
             Y: OUT STD_LOGZC_VECTOR (T DOWNTO O)); (TO 设为 DOWNTO)
      4)08
             SIGNAL indata: STD-10G2L_VELTOR (2 DOWNTO O); (进程外,这里政信号SIGNAL)
      5)10 Indata <= d2&d1&d0; (信号附值<=)
      6) 11 PROCESS (indata, en)
                                  (没输出不应在敏感信号中).
            IF (en = `I') THEN
      7)13
                                (en是選輯位, 帝加3片).
     8)24 END CASE;
                                (CASE 语句结片为 END CASE)
     9)26. Y <= "1111111";
                                (8位逻辑量用双号)
     (0)29
            END rel;
                                (结构格 rt l).
```

(2)(5分)答案:

(2) 该税实现3战-8战争的的能。 输13位-进制和了使能信号,当使能信号为高胜,电路I作。根据3位-进制转换 为进制的值,在对应的输出端口输出低旺,其它应为高胜。当使能信号不为高好,电路71作,输出8位全为高胜。

(3)(5分)答案:



第4页共7页

二. 课程教学目标(共20分)

得分

1. (10分)答案:

```
= 1. LIBRARY IEEE;
        USE LEEE.STD_LOGIC_1164.ALL;
        USE IEEE, STD_LOGZL_UNSIGNED.ALL)
        ENTITY count 12 15
           PORT (clk, clr, en: IN STD-LOGZC;
                          Q: OUT STD. LOGIL-VELTOR(3 DOWNTO O));
        END countl2;
       ARCHITECTURE red OF count D IS SIGNAL CO: STD_LOGIC_VECTOR (3DOWNTOO);
            PROCESS (clk, dr, en)
              BEGIN.

IF( c|r=`|') THEN

CQ <= "0000";
                   EISIF (clk'EVENT AND CLK='I') THEN
                       IF (en='I') THEN
                          IF ( CQ = "1011") THEN
                                CQ <= "0000";
                                CQ <= (Q+1)
                            ENDIF;
                          END ZF;
                        END ZF;
                   END PROCESS;
                  Q<= (Q)
             END rtl;
```

2. (10分)答案:

```
2. LIBRARY LEFE;
     USE IEEE. STD_LOGIC_1164.ALL; USE IEEE. STD_LOGIC-UNSIGNED. ALL;
     ENTITY CLKGEN IS
        PORT ( clk: IN STD-LOGIC;
               clk2div, clk4div: OUT STD_20G2C);
      END CIKGEN;
      ARCHITECTURE behav OF CLKGENIS
      SZGNAL
               div2, div4: STD LOGZC;
      SIGNAL
                count: STD_LOG2C_VECTOR ( I DOWN TO 0);
       BEGIN.
         PROCESS ( CIK).
            IF (CIK'EVENT AND CIK='I') THEN.
                   div2 <= not div2;
                   IF (count="01") THEN
                        count <= (OTHERS =) '0');
                        div4 <= not div4;
                    Else
                        count <= count +1;
                    END 1F;
                   END IF;
                 END PROCESS;
                Clk2div <= div2;
                clk4div <= div4;
             END behav;
```

注:若UK处输入100MHZ时钟信, CIK2div输出50MHz, CIK4div输出5MHz.

得分

三. 课程教学目标(共20分)

```
1.
 (1)(10分)答案:
 三. 1. (1)
         LIBRARY LEEE;
         USE ZEEE STD_LOGZC_1164.ALL;
        ISE ZEEE. STD_LOGZC_UNSZGNED. AU;
ENIII monostable IS
             PORT ( clk4, din, rst: ZN STD_LOG2C;
                               dout: OUT STD. LOGIC);
        END monostable;
       ARCHITECTURE behave OF monastable IS
         SIGNAL i: INTEGER;
PROCESS (clk4. din. rst)
            BEGZN
              IF rst='1' THEN dout <= '0';
EISIF (CIK4'EVENT AND CIK='1') THEN
                       IF (din = '1') THEN
                        i<=0;
WHILE (i<4) LOOP
                              IF COIK4' EVENT AND OIK= 1') THEN
                                 dout <= 11';
                                  2<= 2+1;
                               END ZF;
                             ENDLOOP;
                        ENDIF;
                      END IF;
                    END PROCESS;
              END behav;
```

```
(2) LIBRARY LEEE;
   USE ZEEE.STD_ LOGZC_1164.ALL;
   ENTITY PLLI 25
        PORT ( CIK4, pd_bef, pd_aft, rst: IN SID-LOGZC;
                    CIK-d2, CIKal: IN STD-LOGIC;
                      Clk_in : OUT STD_LOGIC);
     END PLLI;
    ARCHITECTURE behav OF PULL 15
       COMPONENT monostable
            PORT (clk4, din, rst: IN SID_LOGZC)
         END COMPONENT; dout: OUT STD. LOGIC);
     SIGNAL a, b, c, d: SID-LOGIC;
      BEGIN.
         ul: monostable PORT MAP (clk4, pd_bef, rst, a);
        UZ: monostable PORT MAP(cIK4, pd-aft, rst, b);
        C <= (NOT a) AND CIK_d13
        d <= b AND clk_d2;
       Clk_in <= CORd;
    END behav;
```