
Addressing Modes These modes basically deals with the way how a digital compater fetches the operands from memory / peripheral / register. To do any operation, operands can be fetched from 1. Memosy 2. Peripheral (Keyboard) 3. Register A General Instruction formal Mendatory Mendatory Optional.

Opcode mode Adobress if present, tells Specify operation used to locate to be performed the operand needed for the may specify a memory addressor operation processor register. Addressing Modes. 1- Implied Mode: Operands are implicitly specified in the definition of the Instruction. (Compliment Acc. it implies operad is present in Acc.) eg. CMA (Clear Acc).

In Stack organized system, instruction like ADD (Addition) SUB (Subtraction) lie in the category of Implied Addressing mode. Since the operands are present implied to be on the top of the stack. 2. Immediate Mode: The operand is specified in the instruction. MVI A, # 10 H & Given november is in Hex. 3. Register Mode: Operand is present in register. opcode mode Registerode An K-bit field specified one of 2 registers that hold the operand. 4. Register Indirect Mode: Instruction specify a register that gives the address of the openand in memory




6 Direct Address Mode: Oprode Mode (Effective Add) ADDRESS Here effective address of the Operand is specifical in the instruction in address part. From this address the operand is fetched from memory e.a. [Opcode | Moele | 278H] 20Herond To indicate direct
Addressing mode

memory 7. Indirect Address Mode: Opcode Mode 318 HX Indirect address Given Indisrect Addrew Actual adolrew 2784 2042 operand.

318 H 2784 2042 operand.

Memory Address fact of the instruction contains the indirect address of the operand.



9. Indexed Adebressing Mode Opcode Mode Address Index Register Effective () illustration 204 404 304 Opcode Mode 200 203 202 204 Initial address of the 201 array Index Registre 10H 200 Memory Adelruses 201 - 1 Effeti Add where operand is present. Address part of the instruction contains the intial address of the array (200 in this example). and Index register contains the diff. 6/10 initial address and address of the operand inmemory (& in this example) * Note: Index register can be incremented to have access to consective operan

Base Register adelhersing Moele.
op code Mode Address base Regisla effective address +
Similar to Indexed addressing mode except. Index register is now replaced with base register.
1 Contained in base Refisture This field This field

-1 Elanb	10		
Numerical Examp	_	a Toronto Te first part	
	200	Load to AC [Mode] & first-part & second part	
[PC = 200]	201	Next Instruction	
	202		
R1 = 400	399	750	
	400		
XR = 100	500	800	
T AC	600	900	
//0		325	
	762 +		
	800	300	
Instruction:	Load to	AC Mode Address = 500	
118 two word			
170 100 0000	1	1 to Ac Mode [200]	
Ist woord: Load to AC Mode [200]			
2 nd word: Address=500 [201]			
111			
Mode field will sperify one of the various			
Il alla made for every made eller			
addressing modes. For every mode, effective			
dares will be calculated in different manner.			
11. 0.0	Lacast	setile of the addressing mode	
owever, after every	1 In host		
owever, cofter every irrespective of the addressing mode ren operand must be loaded into the AC.			

1. Divient Adebreus mode.

Effective Address (EA) = 500 Openand at 500 = 800

2. Immediate mode EA = 201 Operandet 201 = 500

3. Indirect mode.

Criven add = 500

Eff. Add = 800

Operand at 800 = 300

4. In relative mode

EA = PC + Cuiven add.

Cafter fetch of Ist Inst.)

202 + 500 = 700

Operand at 702 = 325

5. In Index mode

 $EA = 500 + XR = 600 \ [XR = 100]$

operand at 600 = 900

Register mode Operand in R1 = 400

7. Register Indirect mode. RA in R1 = 400 Operand at 400 = 700 # Types of Inturupt Interrupt? Break in the normal executation of a program. Types? 3. Software 2. Internal 1. External External -> Comes from Input-Output (I/0) Devices. like - An I/O device requests transfer of dala - An I/O device finished transfer of dela - An time Out error of an event leg-loading of a web page inhangertime. -> Power failure L sudden shut down]. 4 Power failure Interrupt may have its service varine that transfer the complete State of the CPU in to a noncleotractive memory (like Hard disk) In the few ms before Power failure.

Internal Interrupt (also known as traps) anise from of an instruction or data. e.g. invalid operation code, stack overflow -> premature termination of the instruction is execution[means execution of Instruction is not completed. The Sevice program that process Istural Interrupt determines the corrective measure to be taken. Difference b/w Intural & Extural External * Initiated by external event. * Initiated by some exceptional condition Caused by the program Itself. * Asynchronous. * Synchronous with the program.

it depend on external if program is rerew, condition that are internal Interrupt will indepedent of the oceur inthe same pherse program being executed each time. at the time Both are initiated from signals that occur in the hardware of the CPU. Software Interrupt. * Initiated by executing can Instruction.

* Unlike a Substitution call, Software Interrupt

18 2 2 hours 1 2 mm. is a special Call Instruction that behaves like an interrupt. * Used by programmer to specify interrupt at any desired point in the program Why these are required ? Computer that are assigned to Supervisor mode only rather that user mode. E.g. 9 Complex input or output transfer to do this Initially user will write the code in the user mode. This code/program will contain the special call instruction (or Soft. Interrupt).

This instruction causes the SI that stores the old CPU state and work on the new program status word (PSW) that took the control to the supervisor mode.