

## Addressing Modes.


(1)

These modes basically deals with the way how a digital computer fetches the operands from memory / peripheral / register.

To do any operation, operands can be fetched from

1. Memory
2. Peripheral (Keyboard)
3. Register.

### A General Instruction format



## Addressing Modes.

1. Implied Mode: Operands are implicitly specified in the definition of the instruction.

e.g. CMA (Compliment Acc. it implies operand is present in Acc.)  
CLA (Clear Acc.)

In stack organized system, instructions like

ADD (Addition)

SUB (Subtraction)


lie in the category of Implied Addressing mode.  
Since the operands are present implied to be on the top of the stack.

2. Immediate Mode: The operand is specified in the instruction.

e.g.

$\begin{array}{ccc} \text{MVI} & & \text{A, \#10H} \\ \downarrow \quad \downarrow & & \downarrow \quad \downarrow \\ \text{(move Immediately)} & \text{Acc.} & \text{operand.} \end{array}$   $\leftarrow$  Given number is in Hex.


3. Register Mode: Operand is <sup>specified</sup> present in register.



An  $k$ -bit field specified one of  $2^k$  registers that hold the operand.


4. Register Indirect Mode: Instruction specifies a register that gives the address of the operand in memory.






Let  $k$ -bit address denote Reg. ACC.

Now acc. will contain add of the operand



5. Autoincrement or Autodecrement mode:

This mode is similar to Register Indirect mode except. That the register is incremented or decremented after its value is used to access memory.




## 6. Direct Address Mode:


opcode	Mode (0)	(Effective <del>ADD</del> ) ADDRESS
--------	-------------	--

Here effective address of the operand is specified in the instruction in address part. <sup>Using</sup> from this address the operand is fetched from memory.

e.g




## 7. Indirect Address Mode:




Address part of the instruction contains the indirect address of the operand.



## Relative Address Mode:




The content of the program Counter are added <sup>to</sup> with the address part of the instruction to get effective address.



The address part of the instruction contains a signed number -ve or +ve this number is added to Program counter.


e.g.




Instruction at the given address is fetched. Now the Program Counter will contain next address in seq. that will be added to Given <sup>Signed</sup> number in Instruction

$$826 + 24 \rightarrow 850 \text{ (effective address)}$$

## 9. Indexed Addressing Mode



### illustration



Address part of the instruction contains the initial address of the array (200 in this example).

And Index register contains the diff. b/w

initial address and address of the operand in memory


(1 in this example)

\* Note: Index register can be incremented to have access to consecutive operands




# Base Register Addressing Mode.

7



Similar to Indexed addressing mode. except. Index register is now replaced with base register.

## Illustration



Here Initial address  
is contained in base  
Register

## Numerical Example

PC = 200

R1 = 400

XR = 100

AC

200	Load to AC / Mode	← first part
201	Address = 500	← second part
202	Next Instruction	
399	450	
400	700	
500	800	
600	900	
702	325	
800	300	

Instruction : Load to AC Mode Address = 500  
It's two word

1st word : Load to AC Mode [200]

2<sup>nd</sup> word : Address = 500 [201]

Mode field will specify one of the various addressing modes. For every mode, effective address will be calculated in different manner. However, ~~after every~~ irrespective of the addressing mode given operand must be loaded into the AC.



1. Direct Address mode.

$$\text{Effective Address (EA)} = 500$$

$$\text{Operand at } 500 = 800$$

2. Immediate mode

$$EA = 201$$

$$\text{Operand at } 201 = 500$$

3. Indirect mode.

$$\text{Given add} = 500$$

$$\text{Eff. Add} = 800$$

$$\text{Operand at } 800 = 300$$

4. In relative mode

$$EA = PC + \text{Given add.}$$

(after fetch of  
1st Inst.)

$$202 + 500 = 702$$

$$\text{Operand at } 702 = 325$$

5. In Index mode

$$EA = 500 + XR = 600 \quad [XR = 100]$$

$$\text{Operand at } 600 = 900$$

6. Register mode

$$\text{Operand in } R_1 = 400$$

7. Register Indirect mode.

EA in R1 = 400

operand at 400 = 700

## # Types of Interrupt

Interrupt ?

Break in the normal execution of a program.

Types ?

1. External
2. Internal
3. Software

External → Comes from Input-Output (I/O)

Devices. like

- An I/O device requests transfer of data
- An I/O device finished transfer of data
- An time Out error of an event  
[e.g. loading of a web page in long time].
- Power failure [ sudden shut down ].

↳ Power failure Interrupt may have its service routine that transfer the complete state of the CPU in to a nondestructive memory (like Hard disk) in the few ms before Power failure.



# Internal Interrupt (also known as traps)

Arise from

→ illegal or erroneous (wrong) use of an instruction or data.

e.g. invalid operation code, stack overflow

→ premature termination of the instruction execution [means execution of instruction is not completed].

The Service program that process Internal Interrupt determines the corrective measure to be taken.

## Difference b/w Internal & External ?

Internal	External
* Initiated by some <u>exceptional condition</u> caused by the <u>program itself</u> .	* Initiated by external event.
* Synchronous with the program.	* Asynchronous.

if program is rerun,  
internal Interrupt will  
occur in the same phase  
each time.

it depend on external  
condition that are  
independent of the  
program being executed  
at the time

### Common

Both are initiated from signals that occur  
in the hardware of the CPU.

## Software Interrupt.

- \* Initiated by executing an Instruction.
- \* Unlike a Subroutine call, Software Interrupt  
is a special Call Instruction that behaves like  
an interrupt.
- \* Used by programmer to specify interrupt  
at any desired point in the program

Why these are required?

There are certain complex task in the  
computer that are assigned to supervisor mode  
only rather than user mode.



e.g. a Complex input or output transfer  
# to do this

Initially user will write the code in the user mode. This code/program will contain the special call instruction (or Soft. Interrupt).

- This instruction causes the SI that stores the old CPU state and work on the new program Status Word (PSW) that took the control to the supervisor mode.