

SonicBoom: 第三次アウトオブオーダープロセ ッサ

Jerry Zhao, Ben Korpan, Abraham Gonzalez,
Krste Asanovic

英語論文購読第2回 ヴハイナム

Table of Content

1. Introduction
2. BOOM history
3. Instruction Fetch
4. Execute
5. Load-Store Unit and Data Cache
6. System support
7. Evaluation
8. What's next
9. Conclusion

Introduction

- Deployment of high-performance superscalar, out-of-order (OOO) cores expanding into mobile and edge devices
- Security, power, performance, area need to be considered when evaluating new design
- An open-source hardware implementation of a superscalar, OOO core is invaluable

- Open source hardware implementation have numerous advantages over software models of high-performance cores
 - Demonstrate precise microarchitectural behaviors
 - Execute real applications for trillions of cycles
 - *Empirically* provide power and area measurements
 - Point of comparison for new microarchitectural platform

- Most of the current open-source hardware development framework only support simple in-order cores
 - Rocket
 - Ariane
 - Black Parrot
 - PicoRV32
- Modern mobile / server-class SOC is impossible without a full-featured, high performance implementation of a superscalar OOO core.


Fastest open-source core

Table 1: Comparison of open-source out-of-order cores.


	<i>Sonic BOOM</i>	BOOMv2	riscy- OOO	RSD
ISA	RV64GC	RV64G	RV64G	RV32IM
DMIPS /MHz	3.93	1.91	?	2.04
SPEC06 IPC	0.86	0.42	0.48	N/A
Branch Predictor	TAGE	GShare	Tourney	GShare
Dec Width	1-5	1-4	2	2
Mem Width	16b/cycle	8b/cycle	8b/cycle	4b/cycle
HDL	Chisel3	Chisel2	BSV+CMD	System Verilog

BOOM history

- BOOM Version 1
 - Education tool for University
 - Based on microprocessor MIPS R10K
(A RISC implementation of MIPS IV ISA)
 - Not enough pipeline stages, thus
not physically realisable




- BOOM Version 2
 - Add more pipeline to Front-end and Execution paths
 - Split floating-point register file and execution units to independent pipeline
 - Split issue queues to separate queues:
Int, Memory, Float operations



- Sonic BOOM
 - Support more software stacks
 - Fix performance bottlenecks, keep physical realizability
 - IF
 - EX backend
 - Load / Store
 - Improved critical path delay

BOOMv3



- In short
 - If BOOMv1 was created for educational purpose
BOOMv3 (SonicBOOM) was created for research in
hi-performance core design

Instruction Fetch

- Support for 2-byte RVC instructions
- Implementation of TAGE branch predictor
- Multiple branch-resolution units

Support for 2-byte forms of common 4-byte instructions

- Default RV-ISA subset for packaged Linux distributions (Fedora, Debian)
- New fetch-unit which decodes possible 2 / 4 bytes instruction for every 2 bytes

