Instruction Set

- The repertoire of instructions of a computer
- Different computers have different instruction sets
 - But with many aspects in common
- Early computers had very simple instruction sets
 - Simplified implementation
- Many modern computers also have simple instruction sets

The MIPS Instruction Set

- Used as the example throughout the book
- Stanford MIPS commercialized by MIPS Technologies (<u>www.mips.com</u>)
- Large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
- Typical of many modern ISAs
 - See MIPS Reference Data tear-out card, and Appendixes B and E

Arithmetic Operations

- Add and subtract, three operands
 - Two sources and one destination
 - add a, b, c # a gets b + c
- All arithmetic operations have this form
- Design Principle 1: Simplicity favours regularity
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost

Arithmetic Example

C code:

```
f = (g + h) - (i + j);
```

Compiled MIPS code:

```
add t0, g, h # temp t0 = g + h add t1, i, j # temp t1 = i + j sub f, t0, t1 # f = t0 - t1
```

Register Operands

- Arithmetic instructions use register operands
- MIPS has a 32 x 32-bit register file
 - Use for frequently accessed data
 - Numbered 0 to 31
 - 32-bit data called a "word"
- Assembler names
 - \$t0, \$t1, ..., \$t9 for temporary values
 - \$s0, \$s1, ..., \$s7 for saved variables
- Design Principle 2: Smaller is faster
 - c.f. main memory: millions of locations

Register Operand Example

C code:

```
f = (g + h) - (i + j);
-f, ..., j in $s0, ..., $s4
```

Compiled MIPS code:

```
add $t0, $s1, $s2
add $t1, $s3, $s4
sub $s0, $t0, $t1
```

Memory Operands

- Main memory used for composite data
 - Arrays, structures, dynamic data
- To apply arithmetic operations
 - Load values from memory into registers
 - Store result from register to memory
- Memory is byte addressed
 - Each address identifies an 8-bit byte
- Words are aligned in memory
 - Address must be a multiple of 4
- MIPS is Big Endian
 - Most-significant byte at least address of a word
 - c.f. Little Endian: least-significant byte at least address

Memory Operand Example 1

C code:

```
g = h + A[8];
```

- g in \$s1, h in \$s2, base address of A in \$s3
- Compiled MIPS code:
 - Index 8 requires offset of 32
 - 4 bytes per word

```
Iw $t0, 32($s3) # load word
add $s1, $s2, $t0

    offset    base register
```

Memory Operand Example 2

C code:

```
A[12] = h + A[8];
```

- h in \$s2, base address of A in \$s3
- Compiled MIPS code:
 - Index 8 requires offset of 32

```
Iw $t0, 32($s3)  # Load word
add $t0, $s2, $t0
sw $t0, 48($s3)  # store word
```

Instruction	Format	ор	rs	rt	rd	shamt	funct	address
add	R	0	reg	reg	reg	0	32 _{ten}	n.a.
sub (subtract)	R	0	reg	reg	reg	0	34 _{ten}	n.a.
add immediate	1	8 _{ten}	reg	reg	n.a.	n.a.	n.a.	constant
lw (load word)	1	35 _{ten}	reg	reg	n.a.	n.a.	n.a.	address
sw (store word)	1	43 _{ten}	reg	reg	n.a.	n.a.	n.a.	address

FIGURE 2.5 MIPS instruction encoding. In the table above, "reg" means a register number between 0 and 31, "address" means a 16-bit address, and "n.a." (not applicable) means this field does not appear in this format. Note that add and sub instructions have the same value in the op field; the hardware uses the funct field to decide the variant of the operation: add (32) or subtract (34). Copyright © 2009 Elsevier, Inc. All rights reserved.

MIPS machine language

Name	Format			Exa	mple			Comments
add	R	0	18	19	17	0	32	add \$s1,\$s2,\$s3
sub	R	0	18	19	17	0	34	sub \$s1,\$s2,\$s3
addi	T.	8	18	17		100	,	addi \$s1,\$s2,100
lw	Ī	35	18	17		100		lw \$s1,100(\$s2)
sw	Ī	43	18	17		100		sw \$s1,100(\$s2)
Field size		6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long
R-format	R	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format
I-format	Ī	ор	rs	rt		address		Data transfer format

FIGURE 2.6 MIPS architecture revealed through Section 2.5. The two MIPS instruction formats so far are R and I. The first 16 bits are the same: both contain an *op* field, giving the base operation; an *rs* field, giving one of the sources; and the *rt* field, which specifies the other source operand, except for load word, where it specifies the destination register. R-format divides the last 16 bits into an *rd* field, specifying the destination register; the *shamt* field, which Section 2.6 explains; and the *funct* field, which specifies the specific operation of R-format instructions. I-format combines the last 16 bits into a single *address* field. Copyright © 2009 Elsevier, Inc. All rights reserved.

Registers vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- Compiler must use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important!

Immediate Operands

- Constant data specified in an instruction addi \$s3, \$s3, 4
- No subtract immediate instruction
 - Just use a negative constantaddi \$s2, \$s1, -1
- Design Principle 3: Make the common case fast
 - Small constants are common
 - Immediate operand avoids a load instruction

The Constant Zero

- MIPS register 0 (\$zero) is the constant 0
 - Cannot be overwritten
- Useful for common operations
 - E.g., move between registersadd \$t2, \$s1, \$zero

Conditional Operations

- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- beq rs, rt, L1
 if (rs == rt) branch to instruction labeled L1;
- bne rs, rt, L1
 if (rs != rt) branch to instruction labeled L1;
- j L1
 - unconditional jump to instruction labeled L1

C code:

```
if (i == j) go to L1
    f = g+h;
L1: f = f-i;
```

Compiled MIPS code:


```
-f, g, h, i, j in $s0, $s1, $s2, $s3, $s4
beq $s3,$s4,L1
add $s0,$s1,$s2
L1: sub $s0, $s0,$s3
```

Compiling If Statements

C code:

Exi t:

```
if (i == j) f = g+h;
else f = g-h;
- f, g, ... in $s0, $s1, ...
```



Compiled MIPS code:

```
bne $s3, $s4, Else
       add $s0, $s1, $s2
                              Assembler calculates
         Exi ŧ
                                  addresses
Else: sub $s0, $s1,
```

C code:
 Loop g = g +A[i];
 i = i+j;
 if(i != h) goto Loop;

 Compiled MIPS code: g - i in \$s1 - \$s4base of A is in \$s5 Loop: add \$t1, \$s3, \$s3 add \$t1, \$t1, \$t1 add \$t1, \$t1, \$s5 Iw \$t0, 0(\$t1)add \$s1, \$s1, \$t0 add \$s3, \$s3, \$s4 bne \$s3, \$s2, Loop

Compiling Loop Statements

C code:

```
while (save[i] == k) i += 1;
  - i in $s3, k in $s5, address of save in $s6
```

Compiled MIPS code:

```
Loop: add $t1, $s3, $s3

add $t1, $t1, $t1

add $t1, $t1, $s6

Iw $t0, 0($t1)

bne $t0, $s5, Exit

addi $s3, $s3, 1

j Loop

Exit: ...
```

More Conditional Operations

- Set result to 1 if a condition is true
 - Otherwise, set to 0
- sl t rd, rs, rt- if (rs < rt) rd = 1; else rd = 0;
- slti rt, rs, constant
 if (rs < constant) rt = 1; else rt = 0;
- Use in combination with beq, bne

```
slt $t0, $s1, $s2 # if ($s1 < $s2)
bne $t0, $zero, L # branch to L
```

Branch Instruction Design

- Why not bl t, bge, etc?
- Hardware for <, ≥, ... slower than =, ≠
 - Combining with branch involves more work per instruction, requiring a slower clock
 - All instructions penalized!
- beq and bne are the common case
- This is a good design compromise

C code:

```
switch (k){
    case 0: f = i+j; break;
    case 1: f = g+h; break;
    case 2: f = g-h; break;
    case 3: f = i-j; break;
}
```

Compiled MIPS code:

```
f – k is in $s0 - $s5
$t2 contains 4
```

 Use jump table → an array of words containing addresses that correspond to labels in the code → base address of Jump table is in \$t4

slt \$t3, \$s5, \$zero bne \$t3, \$zero, Exit slt \$t3, \$s5, \$t2 beq \$t3, \$zero, Exit add \$t1,\$s5, \$s5 add \$t1, \$t1, \$t1 add \$t1, \$t1, \$t4 Iw \$t0, 0(\$t1) jr \$t0

L1: add \$s0, \$s1, \$s2 j Exit

L2: sub \$s0, \$s1, \$s2 j Exit

L3: sub \$s0, \$s3, \$s4

Exit:

Name	Register number	Usage	Preserved on call?
\$zero	0	the constant value 0	n.a.
\$v0-\$v1	2–3	values for results and expression evaluation	no
\$a0-\$a3	4–7	arguments	no
\$t0-\$t7	8–15	temporaries	no
\$s0 - \$s7	16-23	saved	yes
\$t8_\$t9	24–25	more temporaries	no
\$gp	28	global pointer	yes
\$sp	29	stack pointer	yes
\$fp	30	frame pointer	yes
\$ra	31	return address	yes

FIGURE 2.18 MIPS register conventions. Register 1, called \$at, is reserved for the assembler (see Section 2.10), and registers 26–27, called \$k0–\$k1, are reserved for the operating system.

MIPS operands

Name	Example	Comments
32 registers	\$s0-\$s7,\$t0-\$t9, \$zero,\$a0-\$a3,\$v0-\$v1, \$gp,\$fp,\$sp,\$ra	Fast locations for data. In MIPS, data must be in registers to perform arithmetic. MIPS register \$zero always equals 0. \$gp (28) is the global pointer, \$sp (29) is the stack pointer, \$fp (30) is the frame pointer, and \$ra (31) is the return address.
2 ³⁰ memory words	Memory[0], Memory[4], , Memory[4294967292]	Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential word addresses differ by 4. Memory holds data structures, arrays, and spilled registers, such as those saved on procedure calls.

MIPS assembly language

Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	three register operands
Anumeuc	subtract	sub \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	three register operands
Data transfer	load word	lw \$s1,100(\$s2)	\$s1 = Memory[\$s2 + 100]	Data from memory to register
Data transfer	store word	sw \$s1,100(\$s2)	Memory[\$s2 + 100] = \$s1	Data from register to memory
	and	and \$s1,\$s2,\$s3	\$s1 = \$s2 & \$s3	three reg. operands; bit-by-bit AND
	or	or \$s1,\$s2,\$s3	\$s1 = \$s2 \$s3	three reg. operands; bit-by-bit OR
	nor	nor \$s1,\$s2,\$s3	\$s1 = ~ (\$s2 \$s3)	three reg. operands; bit-by-bit NOR
Logical	and immediate	andi \$s1,\$s2,100	\$s1 = \$s2 & 100	Bit-by-bit AND reg with constant
	or immediate	ori \$s1,\$s2,100	\$s1 = \$s2 100	Bit-by-bit OR reg with constant
	shift left logical	sll \$s1,\$s2,10	\$s1 = \$s2 << 10	Shift left by constant
	shift right logical	srl \$\$s1,\$s2,10	\$s1 = \$s2 >> 10	Shift right by constant
	branch on equal	beq \$s1,\$s2,L	if (\$s1 == \$s2) go to L	Equal test and branch
	branch on not equal	bne \$s1,\$s2,L	if (\$s1 != \$s2) go to L	Not equal test and branch
Conditional branch	set on less than	slt \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; used with beq, bne
	set on less than immediate	slt \$s1,\$s2,100	if (\$s2 < 100) \$s1 = 1; else \$s1 = 0	Compare less than immediate; used with beq, bne
	jump	j L	go to L	Jump to target address
Unconditional jump	jump register	jr \$ra	go to \$ra	For procedure return
	jump and link	jal L	\$ra = PC + 4; go to L	For procedure call

FIGURE 2.19 MIPS architecture revealed through Section 2.7. Highlighted portions show MIPS assembly language structures introduced in Section 2.7. The J-format, used for jump and jump-and-link instructions, is explained in Section 2.9.

MIPS machine language

			19.00					
Name	Format			Exa	nple			Comments
add	R	0	18	19	17	0	32	add \$s1,\$s2,\$s3
sub	R	0	18	19	17	0	34	sub \$s1,\$s2,\$s3
1 w	Ĺ	35	18	17		100	iw.	lw \$s1,100(\$s2)
SW	1	43	18	17		100		sw \$s1,100(\$s2)
and	R	0	18	19	17	0	36	and \$s1,\$s2,\$s3
or	R	0	18	19	17	0	37	or \$s1,\$s2,\$s3
nor	R	0	18	19	17	0	39	nor \$s1,\$s2,\$s3
andi	ı	12	18	17		100		andi \$s1,\$s2,100
ori	ı	13	18	17		100		ori \$s1,\$s2,100
s11	R	0	0	18	17	10	0	sll \$s1,\$s2,10
srl	R	0	0	18	17	10	2	srl \$s1,\$s2,10
beq	1	4	17	18		25		beq \$s1,\$s2,100
bne	1	5	17	18		25		bne \$s1,\$s2,100
slt	R	0	18	19	17	0	42	slt \$s1,\$s2,\$s3
j	J	2			2500			j 10000 (see Section 2.9)
jr	R	0	31	0	0	0	8	jr \$ra
jal	J	3			2500			jal 10000 (see Section 2.9)
Field size		6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions 32 bits
R-format	R	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format
I-format	ı	ор	rs	rt		address		Data transfer, branch format
U I COLOR DE LOS DELOS DE LOS DELOS DE LOS D		1 33			1			

FIGURE 2.20 MIPS machine language revealed through Section 2.7. Highlighted portions show MIPS assembly language structures introduced in Section 2.7. The J-format, used for jump and jump-and-link instructions, is explained in Section 2.9. This section also explains why putting 25 in the address field of beq and bne machine language instructions is equivalent to 100 in assembly language.

Procedure Calling

- Steps required
 - 1. Place parameters in registers
 - 2. Transfer control to procedure
 - 3. Acquire storage for procedure
 - 4. Perform procedure's operations
 - 5. Place result in register for caller
 - 6. Return to place of call

Register Usage

- \$a0 \$a3: argument registers which to pass parameter (reg's 4 – 7)
- \$v0, \$v1: result registers (reg's 2 and 3)
- \$t0 \$t9: temporaries
 - Can be overwritten by callee
- \$s0 \$s7: saved
 - Must be saved/restored by callee
- \$gp: global pointer for static data (reg 28)
- \$sp: stack pointer (reg 29)
- \$fp: frame pointer (reg 30)
- \$ra: return address (reg 31)

Procedure Call Instructions

- Procedure call: jump and link j al ProcedureLabel
 - Address of following instruction put in \$ra
 - Jumps to target address
- Procedure return: jump register
 j r \$ra
 - Copies \$ra to program counter
 - Can also be used for computed jumps
 - e.g., for case/switch statements

Local Data on the Stack




FIGURE 2.10 The values of the stack pointer and the stack (a) before, (b) during, and (c) after the procedure call. The stack pointer always points to the "top" of the stack, or the last word in the stack in this drawing. Copyright © 2009 Elsevier, Inc. All rights reserved.

Leaf Procedure Example

C code:

```
int leaf_example (int g, int h, int
i, int j)
{ int f;
  f = (g + h) - (i + j);
  return f:
Arguments g, ..., j in $a0, ..., $a3
- f in $s0 (hence, need to save $s0 on stack)
Result in $v0
```

Leaf Procedure Example

MIPS code:

eaf_ex	xampl	e:		
addi	\$sp,	\$sp,	-4	
SW	\$s0,	0(\$\$	p)	Save \$s0
add	\$t0,	\$a0,	\$a1	
add	\$t1,	\$a2,	\$a3	Procedu
sub	\$s0,	\$t0,	\$t1	
add	\$v0,	\$s0,	\$zero	Result
I w	\$s0,	0(\$s	p)	Daakana
addi	\$sp,	\$sp,	4	Restore
jr	\$ra			Return

0 on stack

re body

\$s0

Non-Leaf Procedures

- Procedures that call other procedures
- For nested call,
 - Caller pushes
 - \$a0-\$a3 or \$t0-\$t9
 - Callee pushes
 - \$ra and any saved register (\$s0-\$s7)
- Restore from the stack after the call

Non-Leaf Procedure Example

C code:

```
int fact (int n)
{
  if (n < 1) return f;
  else return (n * fact(n - 1));
}</pre>
```

- Argument n in \$a0
- Result in \$v0

Non-Leaf Procedure Example


MIPS code:

```
fact:
   addi $sp, $sp, -8 # adjust stack for 2 items
       $ra, 4($sp) # save return address
   SW
   sw $a0, 0($sp) # save argument
   slti $t0, $a0, 1 # test for n < 1
   beq $t0, $zero, L1
   addi $v0, $zero, 1 # if so, result is 1
   addi $sp, $sp, 8
                       # pop 2 items from stack
                       # and return
       $ra
   jr
L1: addi $a0, $a0, -1
                       # else decrement n
       fact
                       # recursive call
   j al
   Iw $a0, 0($sp)
                       # restore original n
       $ra, 4($sp) # and return address
   l w
   addi $sp, $sp, 8 # pop 2 items from stack
   mul $v0, $a0, $v0
                       # multiply to get result
       $ra
                       # and return
   jr
```

Preserved	Not preserved
Saved registers: \$s0-\$s7	Temporary registers: \$t0-\$t9
Stack pointer register: \$sp	Argument registers: \$a0-\$a3
Return address register: \$ ra	Return value registers: \$v0-\$v1
Stack above the stack pointer	Stack below the stack pointer

FIGURE 2.11 What is and what is not preserved across a procedure call. If the software relies on the frame pointer register or on the global pointer register, discussed in the following subsections, they are also preserved. Copyright © 2009 Elsevier, Inc. All rights reserved.


Local Data on the Stack



- Local data allocated by callee
 - e.g., C automatic variables
- Procedure frame (activation record)
 - Used by some compilers to manage stack storage

Memory Layout

- Text: program code
- Static data: global variables
 - e.g., static variables in C, constant arrays and strings
 - \$\ \text{sgp initialized to address}\$ allowing \(\text{soffsets into this} \)
 segment
- Dynamic data: heap
 - E.g., malloc in C, new in Java
- Stack: automatic storage



Name	Register number	Usage	Preserved on call?	
\$zero	0	The constant value 0	n.a.	
\$v0-\$v1	2–3	Values for results and expression evaluation	no	
\$a0-\$a3	4–7	Arguments	no	
\$t0-\$t7	8–15	Temporaries	no	
\$s0-\$s7	16-23	Saved	yes	
\$t8-\$t9	24–25	More temporaries	no	
\$gp	28	Global pointer	yes	
\$sp	29	Stack pointer	yes	
\$fp	30	Frame pointer	yes	
\$ra	31	Return address	yes	

FIGURE 2.14 MIPS register conventions. Register 1, called \$at, is reserved for the assembler (see Section 2.12), and registers 26–27, called \$k0-\$k1, are reserved for the operating system. This information is also found in Column 2 of the MIPS Reference Data Card at the front of this book. Copyright © 2009 Elsevier, Inc. All rights reserved.

Character Data

- Byte-encoded character sets
 - ASCII: 128 characters
 - 95 graphic, 33 control
 - Latin-1: 256 characters
 - ASCII, +96 more graphic characters
- Unicode: 32-bit character set
 - Used in Java, C++ wide characters, ...
 - Most of the world's alphabets, plus symbols
 - UTF-8, UTF-16: variable-length encodings

Byte/Halfword Operations

- Could use bitwise operations
- MIPS byte/halfword load/store
 - String processing is a common case

```
lb rt, offset(rs) Ih rt, offset(rs)
```

Sign extend to 32 bits in rt—load byte unsigned

```
lbu rt, offset(rs) lhu rt, offset(rs)
```

- Zero extend to 32 bits in rt

```
sb rt, offset(rs) sh rt, offset(rs)
```

Store just rightmost byte/halfword

String Copy Example

 C code (naïve): Null-terminated string void strcpy (char x[], char y[]) { int i; i = 0; while $((x[i]=y[i])!='\0')$ i += 1;Addresses of x, y in \$a0, \$a1 - i in \$s0

String Copy Example

MIPS code:

```
strcpy:
   addi $sp, $sp, -4 # adjust stack for 1 item
   sw $s0, 0($sp) # save $s0
   add $s0, $zero, $zero # i = 0
L1: add $t1, $s0, $a1 # addr of y[i] in $t1
   lbu $t2, 0($t1) # $t2 = y[i] add $t3, $s0, $a0 # addr of x[i] in $t3
   sb $t2, 0($t3) # x[i] = y[i]
   beq t2, zero, uercent{2} # exit loop if y[i] == 0
   addi $s0, $s0, 1 # i = i + 1
                     # next iteration of loop
        L1
L2: Iw $s0, 0($sp) # restore saved $s0
   addi $sp, $sp, 4 # pop 1 item from stack
                         # and return
        $ra
   jr
```

32-bit Constants

- Most constants are small
 - 16-bit immediate is sufficient
- For the occasional 32-bit constant

```
lui rt, constant
```

- Copies 16-bit constant to left 16 bits of rt
- Clears right 16 bits of rt to 0

Target Addressing Example

- Loop code from earlier example
 - Assume Loop at location 80000

Loop:	sH	\$t1,	\$s3,	2	80000	0	0	19	9	4	0
	add	\$t1,	\$t1,	\$ s6	80004	0	9	22	9	0	32
	l w	\$t0,	0(\$t	1)	80008	35	9	8		0	
	bne	\$t0,	\$s5,	Exi t	80012	5	8	21	****	2	
	addi	\$s3,	\$s3,	1	80016	8	19	19	N N N N N N N N N N N N N N N N N N N	1	
	j	Loop			80020	2	K K K K K K K K K K K K K K K K K K K	***	20000		
Exi t:					80024	-					

Branching Far Away

- If branch target is too far to encode with 16-bit offset, assembler rewrites the code
- Example

```
beq $s0, $s1, L1

↓
bne $s0, $s1, L2
j L1
L2: ...
```

				op(31:26)				
28–26	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
31-29	× 10		S44)		1000		-25	321 30
0(000)	R-format	Bltz/gez	jump	jump & link	branch eq	branch ne	blez	bgtz
1(001)	add immediate	addiu	set less than imm.	sltiu	andi	ori	xori	load upper imm
2(010)	TLB	F1Pt						
3(011)								
4(100)	load byte	load half	1w1	load word	1bu	1hu	lwr	
5(101)	store byte	store half	swl	store word			swr	
6(110)	1wc0	lwc1						
7(111)	swc0	swc1						
			op(31:26)=	010000 (TLB), i	rs(25:21)			
23-21	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
25-24								
0(00)	mfc0		cfc0		mtc0		ctc0	
1(01)								
2(10)								
3(11)								- 4:

			op(31:26)=000		·// (0.0)	V		
2–0 5–3	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
0(000)	shift left logical		shift right logical	sra	sllv		srlv	srav
1(001)	jump reg.	jalr			syscall	break		
2(010)	mfhi	mthi	mflo	mt1o				
3(011)	mult	multu	div	divu				
4(100)	add	addu	subtract	subu	and	or	xor	not or (nor)
5(101)			set 1.t.	sltu				
6(110)								
7(111)			(4)		· *	180		-

C Sort Example

- Illustrates use of assembly instructions for a C bubble sort function
- Swap procedure (leaf)
 void swap(int v[], int k)
 {
 int temp;
 temp = v[k];
 v[k] = v[k+1];
 v[k+1] = temp;
 }
 -vin \$a0, kin \$a1, temp in \$t0

The Procedure Swap

```
swap: sII $t1, $a1, 2 # $t1 = k * 4 add $t1, $a0, $t1 # $t1 = v+(k*4) # (address of v[k]) Iw $t0, 0($t1) # $t0 (temp) = v[k] Iw $t2, 4($t1) # $t2 = v[k+1] sw $t2, 0($t1) # v[k] = $t2 (v[k+1]) sw $t0, 4($t1) # v[k+1] = $t0 (temp) jr $ra # return to calling routine
```

The Sort Procedure in C

```
    Non-leaf (calls swap)

    void sort (int v[], int n)
       int i, j;
       for (i = 0; i < n; i += 1) {
         for (j = i - 1)
              j >= 0 \&\& v[j] > v[j + 1];
              i -= 1) {
           swap(v, j);
  - v in $a0, k in $a1, i in $s0, j in $s1
```

The Procedure Body

```
move $s2, $a0  # save $a0 into $s2
                                                                  Move
        move $s3, $a1  # save $a1 into $s3
                                                                  params
        move \$\$0, \$zero # i = 0
                                                                  Outer loop
for1tst: sI t $t0, $s0, $s3  # $t0 = 0 if $s0 \geq $s3 (i \geq n) beq $t0, $zero, exit1 # go to exit1 if $s0 \geq $s3 (i \geq n)
        addi \$\$1, \$\$0, -1 # j = i - 1
for2tst: slti $t0, $s1, 0  # $t0 = 1 if $s1 < 0 (j < 0)
        bne $t0, $zero, exit2 # go to <math>exit2 if $s1 < 0 (j < 0)
        sll $t1, $s1, 2 # $t1 = j * 4
                                                                  Inner loop
        add $t2, $s2, $t1 # $t2 = v + (j * 4)
        [w] $t3, O($t2) # $t3 = v[j]
        [w] $t4, 4($t2) # $t4 = v[i + 1]
        slt $t0, $t4, $t3  # $t0 = 0 if $t4 > $t3
        beq t0, zero, exit2 # go to exit2 if t4 \ge t3
        move $a0, $s2 # 1st param of swap is v (old $a0)
                                                                  Pass
        move $a1, $s1 # 2nd param of swap is j
                                                                  params
                  # call swap procedure
                                                                  & call
        jal swap
        addi $s1, $s1, -1 # j -= 1
                                                                  Inner loop
             for2tst
                      # jump to test of inner loop
                            # i += 1
exi t2:
        addi $s0, $s0, 1
                                                                  Outer loop
             for1tst
                               # jump to test of outer loop
```

The Full Procedure

```
addi $sp, $sp, -20 # make room on stack for 5 registers
sort:
       sw $ra, 16($sp) # save $ra on stack
       sw $s3, 12($sp) # save $s3 on stack
       sw $s2, 8($sp) # save $s2 on stack
       sw $s1, 4($sp) # save $s1 on stack
       sw $s0, 0($sp) # save $s0 on stack
                            # procedure body
       exit1: Iw $s0, 0($sp) # restore $s0 from stack
       Iw $s1, 4($sp) # restore $s1 from stack
       Iw $s2, 8($sp) # restore $s2 from stack
       Iw $s3,12($sp) # restore $s3 from stack
       Iw $ra, 16($sp) # restore $ra from stack
       addi $sp, $sp, 20 # restore stack pointer
                            # return to calling routine
       jr $ra
```

Arrays vs. Pointers

- Array indexing involves
 - Multiplying index by element size
 - Adding to array base address
- Pointers correspond directly to memory addresses
 - Can avoid indexing complexity

Example: Clearing and Array

```
clear1(int array[], int size) {
                                         clear2(int *array, int size) {
 int i;
                                           int *p;
 for (i = 0; i < size; i += 1)
                                           for (p = \&array[0]; p < \&array[size];
    array[i] = 0;
                                                p = p + 1)
                                             *p = 0;
      move $t0, $zero
                      \# i = 0
                                                move $t0,$a0 # p = & array[0]
loop1: sll $t1, $t0, 2  # $t1 = i * 4
                                                sII $t1, $a1, 2 # $t1 = size * 4
       add $t2, $a0, $t1 # $t2 =
                                                add $t2, $a0, $t1 # $t2 =
                           &array[i]
                                                                    &array[si ze]
       loop2: sw zero, 0(t0) # memory[p] = 0
       addi $t0, $t0, 1 # i = i + 1
                                                addi $t0, $t0, 4 \# p = p + 4
       sl t $t3, $t0, $a1 # $t3 =
                                                sl t $t3, $t0, $t2 # $t3 =
                        \# (i < size)
                                                                #(p<&array[si ze])</pre>
       bne $t3, $zero, loop1 # if (...)
                                                bne $t3, $zero, loop2 # if (...)
                           # goto loop1
                                                                     # goto loop2
```

Comparison of Array vs. Ptr

- Multiply "strength reduced" to shift
- Array version requires shift to be inside loop
 - Part of index calculation for incremented i
 - c.f. incrementing pointer
- Compiler can achieve same effect as manual use of pointers
 - Induction variable elimination
 - Better to make program clearer and safer

Logical Operations

Instructions for bitwise manipulation

Operation	С	Java	MIPS
Shift left	<<	<<	sH
Shift right	>>	>>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOT	~	~	nor

 Useful for extracting and inserting groups of bits in a word

Shift Operations



- shamt: how many positions to shift
- Shift left logical
 - Shift left and fill with 0 bits
 - sI I by *i* bits multiplies by 2^{i}
- Shift right logical
 - Shift right and fill with 0 bits
 - srl by *i* bits divides by 2^{*i*} (unsigned only)

AND Operations

- Useful to mask bits in a word
 - Select some bits, clear others to 0

```
and $t0, $t1, $t2
```

```
$t2 | 0000 0000 0000 0000 1101 1100 0000
```

```
$t1 | 0000 0000 0000 0001 1100 0000 0000
```

\$t0 | 0000 0000 0000 0000 1100 0000 0000

OR Operations

- Useful to include bits in a word
 - Set some bits to 1, leave others unchanged

```
or $t0, $t1, $t2

$t2 0000 0000 0000 0000 0000 1101 1100 0000

$t1 0000 0000 0000 0000 0011 1101 1100 0000

$t0 0000 0000 0000 0000 0011 1101 1100 0000
```

NOT Operations

- Useful to invert bits in a word
 - Change 0 to 1, and 1 to 0
- MIPS has NOR 3-operand instruction

```
-a NOR b == NOT (a OR b)

Register 0: always read as zero
```

```
$t1 | 0000 0000 0000 0001 1100 0000 0000
```

\$t0 | 1111 1111 1111 1100 0011 1111 1111

```
int data;
struct{
    unsigned int ready: 1;
    unsigned int enable: 1;
    unsigned int receivedByte: 8;
}reciever
...
data = receiver.receivedByte
Receiver.ready =0;
Receiver.enable=1;
MIPS code?
```

Unsigned Binary Integers

Given an n-bit number

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: 0 to +2ⁿ − 1
- Example
 - $-0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 1011_2$ $= 0 + ... + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$ $= 0 + ... + 8 + 0 + 2 + 1 = 11_{10}$
- Using 32 bits
 - 0 to +4,294,967,295

2s-Complement Signed Integers

Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: -2^{n-1} to $+2^{n-1}-1$
- Example

Using 32 bits

2s-Complement Signed Integers

- Bit 31 is sign bit
 - 1 for negative numbers
 - 0 for non-negative numbers
- $-(-2^{n-1})$ can't be represented
- Non-negative numbers have the same unsigned and 2s-complement representation
- Some specific numbers
 - 0: 0000 0000 ... 0000
 - **–1**: 1111 1111 ... 1111
 - Most-negative: 1000 0000 ... 0000
 - Most-positive: 0111 1111 ... 1111

Signed Negation

- Complement and add 1
 - Complement means $1 \rightarrow 0, 0 \rightarrow 1$

$$x + \overline{x} = 1111...111_2 = -1$$

 $\overline{x} + 1 = -x$

• Example: negate +2

$$+2 = 0000 \ 0000 \ \dots \ 0010_2$$

 $-2 = 1111 \ 1111 \ \dots \ 1101_2 + 1$
 $= 1111 \ 1111 \ \dots \ 1110_2$

Sign Extension

- Representing a number using more bits
 - Preserve the numeric value
- In MIPS instruction set
 - addi : extend immediate value
 - I b, I h: extend loaded byte/halfword
 - beq, bne: extend the displacement
- Replicate the sign bit to the left
 - c.f. unsigned values: extend with 0s
- Examples: 8-bit to 16-bit
 - +2: 0000 0010 => 0000 0000 0000 0010
 - -2: 1111 1110 => 1111 1111 1111 1110

Signed vs. Unsigned

- Signed comparison: sl t, sl ti
- Unsigned comparison: sl tu, sl tui
- Example
 - $-\$s0 = 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111$
 - $-\$s1 = 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001$
 - -slt \$t0, \$s0, \$s1 # signed
 - $-1 < +1 \Rightarrow $t0 = 1$
 - -sltu \$t0, \$s0, \$s1 # unsigned
 - $+4,294,967,295 > +1 \Rightarrow $t0 = 0$

Synchronization


- Two processors sharing an area of memory
 - P1 writes, then P2 reads
 - Data race if P1 and P2 don't synchronize
 - Result depends of order of accesses
- Hardware support required
 - Atomic read/write memory operation
 - No other access to the location allowed between the read and write
- Could be a single instruction
 - E.g., atomic swap of register ↔ memory
 - Or an atomic pair of instructions

Synchronization in MIPS

- Load linked: II rt, offset(rs)
- Store conditional: sc rt, offset(rs)
 - Succeeds if location not changed since the I I
 - Returns 1 in rt
 - Fails if location is changed
 - Returns 0 in rt
- Example: atomic swap (to test/set lock variable)

```
try: add $t0, $zero, $s4; copy exchange value II $t1,0($s1); load linked sc $t0,0($s1); store conditional beq $t0, $zero, try; branch store fails add $s4, $zero, $t1; put load value in $s4
```

Translation and Startup



Concluding Remarks

- Design principles
 - 1. Simplicity favors regularity
 - 2. Smaller is faster
 - 3. Make the common case fast
 - 4. Good design demands good compromises
- Layers of software/hardware
 - Compiler, assembler, hardware
- MIPS: typical of RISC ISAs
 - c.f. x86

Concluding Remarks

- Measure MIPS instruction executions in benchmark programs
 - Consider making the common case fast
 - Consider compromises

Instruction class	MIPS examples	SPEC2006 Int	SPEC2006 FP
Arithmetic	add, sub, addi	16%	48%
Data transfer	lw, sw, lb, lbu, lh, lhu, sb, lui	35%	36%
Logical	and, or, nor, andi, ori, sll, srl	12%	4%
Cond. Branch	beq, bne, slt, slti, sltiu	34%	8%
Jump	j, jr, jal	2%	0%