# Lab 6: Synthesis (Design Compiler)

#### Important Files

- > common.tcl: Path to common libraries
  - Standard Cell Library
- > timing.tcl: Contains the Timing information
  - Timing Constrain
  - Clock Skew/Slew
  - Input/Output Delay
- > DESIGN.tcl: Synthesis flow commands

#### common.tcl

```
set search_path [list "." "/tools4/syn2007.12/libraries/syn/"]
set synthetic_library [list "dw_foundation.sldb"]
set link_library [list "*" "/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db" "dw_foundation.sldb"]
set target_library "/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"

STD cell library
```

- ➤ You can also add your own standard cells .db file here to tell design compiler to use them for mapping.
- You can also use set\_dont\_use CELLNAME to tell design compiler to not use certain cells when mapping.

## timing.tcl

ports/nets

```
# Setting variables
                                             Define Variables
set clk period 12
set clk uncertainty 0
set clk transition 1.5
set typical input delay 0
set typical output delay 3
set typical wire load 0.001
                                                                          Find real clock
#Create real clock if clock port is found
                                                                          Or create fake clock if none
if {[sizeof collection [get ports clk]] > 0} {
  set clk name "clk"
                                                                          Clock is needed for timing reference
 set clk port "clk"
 #If no waveform is specified, 50% duty cycle is assumed
 create clock -name $clk name -period $clk period [get ports $clk port]
  set drive 0 [get clocks $clk name]
#Set clock uncertainty
set clock uncertainty $clk uncertainty [get clocks $clk name]
#Propagated clock used for gated clocks only
                                                                                Set clock uncertainty/slew rate
set clock transition $clk transition [get clocks $clk name]
# Configure the clock network
set dont touch network $clk_port
                                                                              Set input delay: amount of time the input
# Set delays: Input, Output
set input delay $typical input delay [all inputs] -clock $clk name 	<
                                                                              signal is availabe after clock edge
remove input delay -clock $clk name [find port $clk port]
set output delay $typical_output_delay [all outputs] -clock $clk_name
                                                                              Set output delay: amount of time the the
# Set loading of outputs
                                                                              signal is required before clock edge on
set load $typical wire load [all outputs]
                                                                              output signals
        Load cap values used on
                                               Columbia University ELEN 6321
```

## DESIGN.tcl (1)

```
# READ Design and Library
                                                          Read-in common.tcl
set BEHAVIORROOT "../rtl/
set top level lfsr1
                                                            Read-in Design
source -verbose "common.tcl
read verilog {../rtl/lfsr1.v}
list designs ←
                                                  Display design current read in
# Design Constranits
current design $top level
link
                                                     Read-in timing.tcl
source -verbose "timing.tcl"
set max capacitance 0.001 [all inputs]
set max fanout 4 $top level
set max fanout 2 [all inputs]
                                                Sets the max fanout DC can uses
set max area 0 ❖
                                             Sets the target area
                                  "0" means optimize for smallest possible
```

## DESIGN.tcl (2)

```
# Compile for combinational logic
                                                     Check for errors/warning
check design <
compile ultra←
                                                            COMPILE!!!
# Write outputs
                                                           Avoid using "tri" nets
set verilogout no tri TRUE ←
write -hierarchy -format verilog -output "${top level}.nl.v"
                                                              Generate output .nl.v
# Generate Standard Delay Format (SDF) file
write_sdf -context verilog "${top level}.temp.sdf"
# Generate report file
set maxpaths 20
                                                            Generate SDF file
set rpt file "${top level}.dc.rpt"
check design > $rpt file
report area >> ${rpt file}
report power -hier -analysis effort medium >> ${rpt file}
report design >> ${rpt file}
report cell >> ${rpt file}
                                                        Report Synthesis REULTS
report port -verbose >> ${rpt file}
report compile options >> ${rpt file}
report constraint -all violators -verbose >> ${rpt file}
report timing -path full -delay max -max paths $maxpaths -nworst 100 >> ${rpt file}
                                    Columbia University ELEN 6321
                                                                                         6
quit
```

#### .dc.rpt (1)

```
Number of ports:
                                32
Number of nets:
                                70
Number of cells:
                                41
Number of references:
                                 6
Combinational area:
                             89.280004
Noncombinational area:
                            849.599993
Net Interconnect area:
                             undefined
                                        (No wire load specified)
Total cell area:
                            938.879996
Total area:
                             undefined
```

BE AWARE: This is just area from synthesis (Doesn't have actual interconnect/floor plan)

## .dc.rpt (2)

Startpoint: lfsr out reg[27]

(output port clocked by clk)

Endpoint: lfsr out[27]

```
Path Group: clk
Path Type: max
Point
                                         Incr
                                                    Path
                                                    0.00
                                         0.00
clock clk (rise edge)
clock network delay (ideal)
                                         0.00
                                                    0.00
                                                                Delay Path Calculation
lfsr out reg[27]/CK (DFFSXLTS)
                                         0.00
                                                    0.00 r
lfsr out reg[27]/QN (DFFSXLTS)
                                         1.46
                                                    1.46 r
                                                    1.46 r
lfsr out[27] (out)
                                         0.00
data arrival time
                                                    1.46
                                                                 Actual Required time
clock clk (rise edge)
                                       12.00
                                                   12.00
                                                                      With clock
                                        0.00
clock network delay (ideal)
                                                   12.00
                                                                   uncertainity/slew
output external delay
                                        -3.00
                                                    9.00
data required time
                                                    9.00
                                                                  & set output delay
data required time
                                                    9.00
data arrival time
                                                    -1.46
                                                    7.54
slack (MET) ←
                       MAKE SURE ITS MET!
```

(rising edge-triggered flip-flop clocked by clk)

#### WAYS TO STUDY

- ➤ If you don't understand what a command is doing...
- Go into design compiler by dc\_shell
- And type "man COMMAND"
  - Ex) man set\_input\_delay