Project: Simulate a 4-bit CLA (Carry Lookahead Adder), and provide the circuit schematic, waveform to verify the correctness of the circuit, and measure its delay time.

報告:模擬 4-bit CLA,請提供電路圖、波形圖以確保電路正確性,並量測其延遲時間。

$$c_{i+1} = a_i.b_i + (a_i \oplus b_i).c_i$$
  
$$s_i = (a_i \oplus b_i) \oplus c_i$$

The above two equations can be written in terms of two new signals carry generate and carry propagate (Gi and Pi)

$$c_{i+1} = G_i + P_i \cdot c_i$$
$$s_i = P_i \oplus c_i$$

## where

$$G_i = a_i.b_i$$

$$P_i = a_i \oplus b_i$$




Figure 1: 1-bit CLA

$$c_{1} = G_{0} + P_{0}.c_{0}$$

$$c_{2} = G_{1} + P_{1}.G_{0} + P_{1}.P_{0}.c_{0}$$

$$c_{3} = G_{2} + P_{2}.G_{1} + P_{2}.P_{1}.G_{0} + P_{2}.P_{1}.P_{0}.c_{0}$$

$$c_{4} = G_{3} + P_{3}.G_{2} + P_{3}.P_{2}.G_{1} + P_{3}.P_{2}.P_{1}.G_{0} + P_{3}.P_{2}.P_{1}.P_{0}.c_{0}$$

$$a_{3} \qquad b_{3} \qquad a_{2} \qquad b_{2} \qquad a_{1} \qquad b_{1} \qquad a_{0} \qquad b_{0}$$

$$a_{3} \qquad b_{3} \qquad a_{2} \qquad b_{2} \qquad a_{1} \qquad b_{1} \qquad a_{0} \qquad b_{0}$$

$$c_{4} \qquad c_{3} \qquad c_{2} \qquad c_{1} \qquad c_{0}$$

$$p_{3} \qquad p_{2} \qquad p_{1} \qquad p_{1} \qquad p_{0}$$

Figure 2: 4-bit CLA