SPECIFICATION FOR LCM Module

MODULE No:	KD028VGFPD047
CUSTOMER:	

STARTEK	INITIAL	DATE
PREPARED BY		
CHECKED BY		
APPROVED BY		

CUSTOMER	INITIAL	DATE
APPROVED BY		

Part. No	o KD028VGFPD047		REV	V1.0	Page 1 of 31
	常备库存	长期供	货	支持小量	品种齐全

Stock For Sale



Revision History

Date	Rev. No.	Page	Summary
2020.11.02	V1.0	ALL	FIRST ISSUE

Part. No	KD028VGFPD047		REV	V1.0	Page 2 of 31
	常备库存	长期供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	upply	NO MOQ	In Full Range



Contents

1. Block Diagram	5
2. Outline dimension	
3. Input terminal Pin Assignment	7
4. LCD Optical Characteristics	
4.1 Optical specification	8
5. Electrical Characteristics	11
5.1 Absolute Maximum Rating	11
5.2 DC Electrical Characteristics	11
5.3 LED Backlight Characteristics	12
6. AC Characteristics	14
6.1 Serial Interface Characteristics (3-line serial):	14
6.2. RGB Interface Characteristics :	15
6.3 Reset input timing:	16
7. RGB Interface	18
7.1.1 RGB Color Format	19
7.1.2 RGB Interface Definition	20
7.1.3 RGB Interface Mode Selection	21
7.1.4 RGB Interface Timing	21
8. LCD Module Out-Going Quality Level	23
8.1 VISUAL & FUNCTION INSPECTION STANDARD	23
8.1.1 Inspection conditions	23
8.1.2 Definition	23
8.1.3 Sampling Plan	24
8.1.4 Criteria (Visual)	25
9. Reliability Test Result	29
10. Cautions and Handling Precautions	
10.1 Handling and Operating the Module	
10.2 Storage and Transportation	
11. Packing	31

Part. No	KD028VGFPD047		REV	V1.0	Page 3 of 31
	常备库存	长期供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range



* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorpho us silicon TFT as a switching device. This module is composed of a Transmissive type TFT-LCD Pan el, driver circuit,back-light unit. The resolution of a 2.83 " TFT-LCD contains 480x640 pixels, and can display up to 16.7M colors.

* Features

General Information	Specification	11:4:4	Note
Items	Main Panel	Unit	Note
Display area(AA)	43.2(H)*57.6(V) (2.83 inch)	mm	
Driver element	TFT active matrix	-	
Display colors	16.7M	colors	
Number of pixels	480(RGB)*640	dots	
Pixel arrangement	RGB vertical stripe	-	
Pixel pitch	0.09(H)*0.09(V)	mm	
Viewing angle	ALL	o'clock	
Controller IC	ST7701S	-	
LCM Interface	3SPI+16/18/24BIT RGB		
Display mode	Transmissive /Normally Black	-	
Operating temperature	-20~+70	$^{\circ}$	
Storage temperature	-30∼+80	$^{\circ}$ C	


* Mechanical Information

	Item	Min.	Тур.	Max.	Unit	Note
NA - I I -	Horizontal(H)	-	47	-	mm	
Module size	Vertical(V)	-	66.25	-	mm	
Size	Depth(D)	-	1.83	-	mm	
Weight		-	10	-	g	

Part. No	KD028VGFPD047		REV	V1.0	Page 4 of 31
	常备库存	长期供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	sunnly	NO MOO	In Full Range




1. Block Diagram



Part. No	lo KD028VGFPD047		REV	V1.0	Page 5 of 31
	常备库存	长 期 供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	vlagus	NO MOQ	In Full Range



2. Outline dimension



Part. No	KD028VGF	PD047	REV	V1.0	Page 6 of 31
	常备库存	长 期 供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range



3. Input terminal Pin Assignment

1 NC 2 NC 3 NC 4 NC 5 GND Ground. P 6 GND Ground. P 7 VCI Supply voltage (3.3V). P 8 IOVCC Supply Voltage (Logic)(1.8~3.3V). P 9 SDO Serial data output pin used for the SPI Interface. Leave the pin open when not in use. 10 SDI SDI: Serial data input/output bidirectional pin for SPI Interface. I/O 11 SCL SCL: Serial clock input for SPI interface. I/O 12 CS Low: the chip is selected and accessible High: the chip is not selected and not accessible High: the chip is not selected and not accessible The external reset input Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power. 14-37 DB23-DB0 PCLK Data enable signal for RGB Interface. Fix to IOVCC or GND level when not in use. Data enable signal for RGB interface operation Low: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. 39 PCLK Dot clock signal for RGB interface operation Low: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. 39 PCLK Dot clock signal for RGB interface operation I WSYNC Frame synchronizing signal for RGB interface operation I Low: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. 40 HSYNC Line synchronizing signal for RGB interface operation I Low: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. 41 VSYNC Frame synchronizing signal for RGB interface operation I Low: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. 42 NC 43 LEDK Cathode pin of backlight. P	NO.	SYMBOL	DISCRIPTION	I/O
3	1	NC		
4 NC 5 GND Ground. P 6 GND Ground. P 7 VCI Supply voltage (3.3V). P 8 IOVCC Supply Voltage (Logic)(1.8~3.3V). P 9 SDO Serial data output pin used for the SPI Interface. Leave the pin open when not in use. 10 SDI SDI: Serial data input/output bidirectional pin for SPI Interface. I/O 11 SCL SCL: Serial clock input for SPI interface. I 12 CS Low: the chip is selected and accessible High: the chip is not selected and not accessible 13 RESET Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power. 14-37 DB23-DB0 Data enable signal for RGB interface operation 15 Low: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. 16 Data enable signal for RGB interface operation 17 Low: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. 18 PCLK Dot clock signal for RGB interface operation I I HSYNC Line synchronizing signal for RGB interface operation I I VSYNC Frame synchronizing signal for RGB interface operation I I VSYNC Frame synchronizing signal for RGB interface operation I I LEDK Cathode pin of backlight. P	2	NC		
5 GND Ground. P 6 GND Ground. P 7 VCI Supply voltage (3.3V). P 8 IOVCC Supply Voltage (Logic)(1.8~3.3V). P 9 SDO Serial data output pin used for the SPI Interface. Leave the pin open when not in use. 10 SDI SDI: Serial data input/output bidirectional pin for SPI Interface. I/O 11 SCL SCL: Serial clock input for SPI interface. I 12 CS SCL: Serial clock input for SPI interface. I 14 Leave the pin open when not in use. 15 CS I SCL: Serial clock input for SPI interface. II 16 CS I SCL: Serial clock input for SPI interface. II 17 CSL SCL: Serial clock input for SPI interface. II 18 CSL SCL: Serial clock input for SPI interface. II 19 CS I SCL: Serial clock input for SPI interface. II 10 SCL SCL: Serial clock input for SPI interface. II 11 CSL SCL: Serial clock input for SPI interface. II 12 CS I SCL: Serial clock input for SPI interface. II 13 CSL SCL: Serial clock input for SPI interface. II 14 CSL SCL: Serial clock input for SPI interface. II 15 CSL SCL: Serial clock input for SPI interface. II 16 CSL SCL: Serial clock input for SPI interface. II 17 CSL SCL: Serial clock input for SPI interface. II 18 CSL SCL: Serial clock input for SPI interface. II 19 CSL SCL: Serial clock input for SPI interface. II 10 CSL SCL: Serial clock input for SPI interface. II 10 CSL SCL: Serial clock input for SPI interface operation II 11 CSCL SCL: Serial clock input for SPI interface operation II 19 CSL SCL: SERIAL INFORMATION INFORMATION II 10 CSL SCL: SERIAL INFORMATION II 10 CSL SCL: SERIAL INFORMATION II 11 CSCL SCL: SERIAL INFORMATION II 12 CSCL SCL: SERIAL INFORMATION II 13 CSCL SCL SCL SCL INFORMATION II 14 CSCL SCL SCL SCL SCL INFORMATION II 15 CSCL SCL SCL SCL INFORMATION II 16 CSCL SCL SCL SCL INFORMATION II 17 CSCL SCL SCL SCL INFORMATION II 18 CSCL SCL SCL INFORMATION II 19 CSCL SCL SCL INFORMATION II 10 CSCL SCL SCL INFORMATION II 11 CSCL SCL SCL INFORMATION II 11 CSCL SCL INFORMATION II 11 CSCL SCL	3	NC		
6 GND Ground. P 7 VCI Supply voltage (3.3V). P 8 IOVCC Supply Voltage (Logic)(1.8~3.3V). P 9 SDO Serial data output pin used for the SPI Interface. Leave the pin open when not in use. 10 SDI SDI: Serial data input/output bidirectional pin for SPI Interface. I/O 11 SCL SCL: Serial clock input for SPI interface. I 12 CS Low: the chip is selected and accessible High: the chip is not selected and not accessible 13 RESET - Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power. 14-37 DB23-DB0 Fix to IOVCC or GND level when not in use. Data enable signal for RGB interface. Fix to IOVCC or GND level when not in use. DE DE DE DE DE DE DE CENTRO SERIES INDITIONAL SERIES I	4	NC		
7 VCI Supply voltage (3.3V). P 8 IOVCC Supply Voltage (Logic)(1.8~3.3V). P 9 SDO Serial data output pin used for the SPI Interface. Leave the pin open when not in use. 10 SDI SDI: Serial data input/output bidirectional pin for SPI Interface. I/O 11 SCL SCL: Serial clock input for SPI interface. I/O 11 SCL SCL: Serial clock input for SPI interface. I/O 12 CS Low: the chip is selected and accessible High: the chip is not selected and not accessible High: the chip is not selected and not accessible - The external reset input - Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power. 14-37 DB23-DB0 Parallel data bus for RGB Interface. Fix to IOVCC or GND level when not in use. Data enable signal for RGB interface operation Low: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. 39 PCLK Dot clock signal for RGB interface operation 1 USYNC Line synchronizing signal for RGB interface operation 1 VSYNC Frame synchronizing signal for RGB interface operation 1 VSYNC Frame synchronizing signal for RGB interface operation 1 VSYNC Frame synchronizing signal for RGB interface operation 1 VSYNC Frame synchronizing signal for RGB interface operation 1 VSYNC Frame synchronizing signal for RGB interface operation 1 LEDK Cathode pin of backlight. P	5	GND	Ground.	Р
8 IOVCC Supply Voltage (Logic)(1.8~3.3V). 9 SDO Serial data output pin used for the SPI Interface. Leave the pin open when not in use. 10 SDI SDI: Serial data input/output bidirectional pin for SPI Interface. 1/O II SCL SCL: Serial clock input for SPI interface. 1/O II SCL SCL: Serial clock input for SPI interface. 1/O II SCL SCL: Serial clock input for SPI interface. 1/O II SCL SCL: Serial clock input for SPI interface. 1/O II SCL SCL: Serial clock input for SPI interface. 1/O II SCL SCL: Serial clock input for SPI interface. 1/O II SCL SCL: Serial clock input for SPI interface. 1/O II SCL SCL: Serial clock input for SPI interface. 1/O II SCL SCL: Serial clock input for SPI interface. 1/O II SCL SCL: Serial clock input for SPI interface. 1/O II SCL SCL: Serial clock input for SPI interface. 1/O II SCL SCL: Serial clock input for SPI interface. 1/O II SCL SCL: Serial clock input for SPI interface. 1/O II SCL SCL: Serial clock input for SPI interface operation 1/O II SCL SCL: Serial clock input for SPI interface operation 1/O II SCL SCL: Serial clock input for SPI interface operation 1/O II SCL SCL: Serial clock input for SPI interface operation 1/O II SCL SCL: SCL: SCL SCL: SCL	6	GND	Ground.	Р
9 SDO Serial data output pin used for the SPI Interface. Leave the pin open when not in use. 10 SDI SDI: Serial data input/output bidirectional pin for SPI Interface. 11 SCL SCL: Serial clock input for SPI interface. 12 CS Low: the chip is selected and accessible High: the chip is not selected and not accessible 13 RESET Low: Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power. 14-37 DB23-DB0 Supplying power. 24-bit parallel data bus for RGB Interface. Fix to IOVCC or GND level when not in use. Data enable signal for RGB interface operation Low: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. 39 PCLK Dot clock signal for RGB interface operation 10 HSYNC Line synchronizing signal for RGB interface operation 11 VSYNC Frame synchronizing signal for RGB interface operation 12 NC 43 LEDK Cathode pin of backlight. P	7	VCI	Supply voltage (3.3V).	Р
SDO	8	IOVCC	Supply Voltage (Logic)(1.8~3.3V).	Р
Leave the pin open when not in use. 10 SDI SDI: Serial data input/output bidirectional pin for SPI Interface. I/O	0	SDO	Serial data output pin used for the SPI Interface.	0
11 SCL SCL: Serial clock input for SPI interface. - A chip select signal Low: the chip is selected and accessible - The external reset input - Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power. 14-37 DB23-DB0 DB23-DB0 24-bit parallel data bus for RGB Interface. Fix to IOVCC or GND level when not in use. Data enable signal for RGB interface operation Low: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. 39 PCLK Dot clock signal for RGB interface operation 40 HSYNC Line synchronizing signal for RGB interface operation 1 VSYNC Frame synchronizing signal for RGB interface operation 1 VSYNC Frame synchronizing signal for RGB interface operation 1 VSYNC 43 LEDK Cathode pin of backlight. P	9	300	Leave the pin open when not in use.	
- A chip select signal Low: the chip is selected and accessible High: the chip is not selected and not accessible - The external reset input - Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power. 14-37 DB23-DB0 DB23-DB0	10	SDI	SDI: Serial data input/output bidirectional pin for SPI Interface.	I/O
Low: the chip is selected and accessible High: the chip is not selected and not accessible The external reset input Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power. 24-bit parallel data bus for RGB Interface. Fix to IOVCC or GND level when not in use. Data enable signal for RGB interface operation Low: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. 39 PCLK Dot clock signal for RGB interface operation I HSYNC Line synchronizing signal for RGB interface operation I VSYNC Frame synchronizing signal for RGB interface operation I VSYNC Frame synchronizing signal for RGB interface operation I LEDK Cathode pin of backlight. P	11	SCL	SCL: Serial clock input for SPI interface.	I
High: the chip is not selected and not accessible The external reset input Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power. 24-bit parallel data bus for RGB Interface. Fix to IOVCC or GND level when not in use. Data enable signal for RGB interface operation Low: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. PCLK Dot clock signal for RGB interface operation I HSYNC Line synchronizing signal for RGB interface operation I VSYNC Frame synchronizing signal for RGB interface operation I LOW: ACCESS OPERATION OF THE POWNER OF THE POWNER OPERATION OPERATION OF THE POWNER OPERATION			- A chip select signal	
- The external reset input - Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power. 14-37 DB23-DB0 DB24-DB0 DB23-DB0 DB23-DB0 DB23-DB0 DB23-DB0 DB23-DB0 DB23-DB0 DB	12	CS	Low: the chip is selected and accessible	I
13 RESET - Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power. 14-37 DB23-DB0 24-bit parallel data bus for RGB Interface. Fix to IOVCC or GND level when not in use. Data enable signal for RGB interface operation Low: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. 39 PCLK Dot clock signal for RGB interface operation I HSYNC Line synchronizing signal for RGB interface operation I VSYNC Frame synchronizing signal for RGB interface operation I VSYNC Frame synchronizing signal for RGB interface operation I LEDK Cathode pin of backlight. P			High: the chip is not selected and not accessible	
reset after supplying power. 24-bit parallel data bus for RGB Interface. Fix to IOVCC or GND level when not in use. Data enable signal for RGB interface operation Low: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. 39 PCLK Dot clock signal for RGB interface operation I HSYNC Line synchronizing signal for RGB interface operation I VSYNC Frame synchronizing signal for RGB interface operation I VSYNC Frame Synchronizing signal for RGB interface operation I LEDK Cathode pin of backlight. P 44 NC			- The external reset input	
14-37 DB23-DB0	13	RESET	- Initializes the chip with a low input. Be sure to execute a power-on	I
Fix to IOVCC or GND level when not in use. Data enable signal for RGB interface operation Low: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. PCLK Dot clock signal for RGB interface operation I HSYNC Line synchronizing signal for RGB interface operation I VSYNC Frame synchronizing signal for RGB interface operation I LOW: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. I LOW: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. I LOW: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. I LOW: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. I LOW: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. I LOW: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. I LOW: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. I LOW: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. I LOW: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. I LOW: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. I LOW: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. I LOW: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. I LOW: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. I LOW: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. I LOW: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. I LOW: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. I LOW: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. I LOW: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. I LOW: access enabled High: access enabled High: access enabled High: access enabled High:			reset after supplying power.	
Fix to IOVCC or GND level when not in use. Data enable signal for RGB interface operation Low: access enabled High: access inhibited Fix to IOVCC or GND level when not in use. 39 PCLK Dot clock signal for RGB interface operation I HSYNC Line synchronizing signal for RGB interface operation I VSYNC Frame synchronizing signal for RGB interface operation I VSYNC LEDK Cathode pin of backlight. P 44 NC	14-37	DB23-DB0	24-bit parallel data bus for RGB Interface.	1/0
DE	14-57	DD23-DD0	Fix to IOVCC or GND level when not in use.	1/0
High: access inhibited Fix to IOVCC or GND level when not in use.			Data enable signal for RGB interface operation	
High: access inhibited Fix to IOVCC or GND level when not in use. 39 PCLK Dot clock signal for RGB interface operation I HSYNC Line synchronizing signal for RGB interface operation I VSYNC Frame synchronizing signal for RGB interface operation I VSYNC 42 NC 43 LEDK Cathode pin of backlight. P	38	DE	Low: access enabled	
39 PCLK Dot clock signal for RGB interface operation 40 HSYNC Line synchronizing signal for RGB interface operation 41 VSYNC Frame synchronizing signal for RGB interface operation 42 NC 43 LEDK Cathode pin of backlight. P 44 NC			High: access inhibited	'
40 HSYNC Line synchronizing signal for RGB interface operation I 41 VSYNC Frame synchronizing signal for RGB interface operation I 42 NC 43 LEDK Cathode pin of backlight. P 44 NC			Fix to IOVCC or GND level when not in use.	
41 VSYNC Frame synchronizing signal for RGB interface operation I 42 NC 43 LEDK Cathode pin of backlight. P 44 NC	39	PCLK	Dot clock signal for RGB interface operation	I
42 NC 43 LEDK Cathode pin of backlight. P 44 NC	40	HSYNC	Line synchronizing signal for RGB interface operation	I
43 LEDK Cathode pin of backlight. P 44 NC	41	VSYNC	Frame synchronizing signal for RGB interface operation	1
44 NC	42	NC		
	43	LEDK	Cathode pin of backlight.	Р
45 LEDA Anode pin of backlight	44	NC		
10	45	LEDA	Anode pin of backlight.	Р

Part. No	KD028VGFF	PD047	REV	V1.0	Page 7 of 31
	常备库存	长期供	货	支持小量	品 种 齐 全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range



4. LCD Optical Characteristics

4.1 Optical specification

Item		Symbol	Condition	Min.	Тур.	Max.	Unit.	Note
Contrast R	atio	CR		500	800			*(1)(2)
Response time	Rising Falling	T _{R+} T _F			30	35	msec	*(1)(3)
Color Gan		S(%)		60	65		%	*
		Wx	Θ=0	0.2433	0.2833	0.3233		CA-
	White	W _Y	Normal viewing	0.2694	0.3094	0.3494		310
		Rx	angle	0.5895	0.6295	0.6695		Test
Color Filter	Red	R _Y		0.2992	0.3392	0.3792		
Chromacicity		G _X		0.2546	0.2946	0.3346		
	Green	G _Y		0.5349	0.5749	0.6149		
		B _X		0.1101	0.1501	0.1901		
	Blue	B _Y		0.0269	0.0669	0.1069		
		ΘL		75	80			*(1)(4)
	Hor.	ΘR		75	80			
Viewing angle		ΘU	CR>10	75	80			
	Ver.	ΘD		75	80			
Option View D	irection		ALL					

^{*}The data comes from the LCD specification.

Measuring Condition

Measuring surrounding : dark room

Ambient temperature : 25±2_oC


15min. warm-up time.

Measuring Equipment

FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.


Part. No	KD028VGF	PD047	REV	V1.0	Page 8 of 31
	常备库存	长 期 供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range

Note (1): Definition of Viewing Angle:



Note (2): Definition of Contrast Ratio(CR) :measured at the center point of panel


Note (3): Response Time



Part. No	KD028VGF	PD047	REV	V1.0	Page 9 of 31
	常备库存	长期供	货	支持小量	品种齐全
	Stock For Sale	Long Time si	upply	NO MOQ	In Full Range



Note (4): Definition of optical measurement setup



Part. No	KD028VGF	PD047	REV	V1.0	Page 10 of 31
	常备库存	长期供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range



5. Electrical Characteristics

5.1 Absolute Maximum Rating

Characteristics	Symbol	Min.	Max.	Unit	Note
Digital Supply Voltage	VCI	-0.3	4.6	V	Note1
Digital Interface Supply Voltage	IOVCC	-0.3	4.6	V	
Operating temperature	T_OP	-20	+70	°C	
Storage temperature	T _{ST}	-30	+80	°C	

NOTE1: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Note
Digital Supply Voltage	VCI	2.5	3.3	3.6	V	
Digital interface supple Voltage	IOVCC	1.65	1.8	3.3	V	
Normal mode Current	ICC		27	54	mA	
Loyal input valtage	V _{IH}	0.7* lovcc		lovcc	V	
Level input voltage	V _{IL}	GND		0.3* lovcc	V	
Lovel output voltage	V _{OH}	0.8*lovcc		lovcc	V	
Level output voltage	Vol	GND		0.2*lovcc	V	

Part. No	KD028VGF	PD047	REV	V1.0	Page 11 of 31
	常备库存	长期供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range




5.3 LED Backlight Characteristics

The back-light system is edge-lighting type with 8 chips LED

Item	Symbol	Min.	Тур.	Max.	Unit	Note
Forward Current	I _F	15	20		mA	
Forward Voltage	V _F		24		V	
LCM Luminance	LV	700	750		cd/m2	Note3
LED life time	Hr	50000			Hour	Note1,2
Uniformity	Avg	80			%	Note3


Note1: LED life time (Hr) can be defined as the time in which it continues to operate under the condition: Ta=25±3 °C, typical IL value indicated in the above table until the brightness becomes less than 50%. Note 2: The "LED life time" is defined as the module brightness decrease to 50% original brightness at Ta=25°C and IL=20mA. The LED lifetime could be decreased if operating IL is larger than 20mA. The constant current driving method is suggested.



Part. No	KD028VGF	PD047	REV	V1.0	Page 12 of 31
	常备库存	长期供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range



Note (3) Luminance Uniformity of these 9 points is defined as below:



Uniformity = $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$


 $Luminance = \frac{Total \ Luminance \ of \ 9 \ points}{9}$

Part. No	KD028VG	REV	V1.0	Page 13 of 31	
	常备库存	长 期 供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	vlagus	NO MOQ	In Full Range



6. AC Characteristics

6.1 Serial Interface Characteristics (3-line serial):



3-line serial Interface Timing Characteristics

IOVCC=1.8V,VCI=2.8V,Ta=25 $^{\circ}$ C


Signal	Symbol	Parameter	Min	Max	Unit	Description
	T _{CSS}	Chip select setup time (write)	15		ns	
	T _{CSH}	Chip select hold time (write)	15		ns	
CSX	T _{CSS}	Chip select setup time (read)	60	6	ns	
	T _{SCC}	Chip select hold time (read)	60	45	ns	
	T _{CHW}	Chip select "H" pulse width	40		ns	
	T _{SCYCW}	Serial clock cycle (Write)	66	2	ns	
	T _{SHW}	SCL "H" pulse width (Write)	15		ns	
SCL	T _{SLW}	SCL "L" pulse width (Write)	15		ns	
SUL	T _{SCYCR}	Serial clock cycle (Read)	150		ns	
	T _{SHR}	SCL "H" pulse width (Read)	60	100	ns	
	T _{SLR}	SCL "L" pulse width (Read)	60		ns	
SDA	T _{SDS}	Data setup time	10		ns	
(DIN)	T _{SDH}	Data hold time	10		ns	

Note: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Part. No	KD028VGF	REV	V1.0	Page 14 of 31	
	常备库存	长 期 供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range



6.2. RGB Interface Characteristics:




RGB Interface Timing Characteristics

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
HSYNC, VSYNC	T _{SYNCS}	VSYNC, HSYNC Setup Time	5	-	ns	
ENABLE	T _{ENS}	Enable Setup Time	5	-	ns	
ENABLE	T _{ENH}	Enable Hold Time	5	151	ns	2
	PWDH	DOTCLK High-level Pulse Width	15	-	ns	
DOTOLK	PWDL	DOTCLK Low-level Pulse Width	15	-	ns	
DOTCLK	T _{CYCD}	DOTCLK Cycle Time	33	3.53	ns	-2
	Trghr, Trghf	DOTCLK Rise/Fall time	-	15	ns	
DD.	T _{PDS}	PD Data Setup Time	5	-	ns	
DB -	T_PDH	PD Data Hold Time	5		ns	

Part. No	KD028VGF	REV	V1.0	Page 15 of 31	
	常备库存	长期供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range



6.3 Reset input timing:



Reset Timing

Related Pins	Symbol Parameter		MIN	MAX	Unit
	TRW	Reset pulse duration	10	æ	us
RESX	TDT	Deset served	=	5 (Note 1, 5)	ms
	TRT Reset cancel			120(Note 1, 6, 7)	ms

Reset Timing

Notes:


- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
 - 2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.
 - 4. Spike Rejection also applies during a valid reset pulse as shown below:

Part. No	KD028VGF	REV	V1.0	Page 16 of 31	
	常备库存	长期供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range





- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

Part. No	KD028VGFPD047		REV	V1.0	Page 17 of 31
	常备库存	长期供	货	支持小量	品种 齐全

Stock For Sale

Long Time supply

NO MOQ

In Full Range



7. RGB Interface

The ST7701S support RGB interface Mode 1 and Mode 2. The interface signals as shown in ST7701S datasheet table 6.3.1. The Mode 1 and Mode 2 function is select by setting in the Command 2, please reference application note. In RGB Mode 1, writing data to line buffer is done by PCLK and Video Data Bus (D[23:0]), when DE is high state. The external clocks (PCLK, VS and HS) are used for internal displaying clock. So, controller must always transfer

PCLK, VS and HS signal to ST7701.In RGB Mode 2, back porch of Vsync is defined by VBP[5:0] of RGBPRCTR command. And back porch of Hsync is defined by HBP[5:0] of RGBPRCTR command. Front porch of Vsync is defined by VFP[5:0] of RGBPRCTR

command. And front porch of Hsync is defined by HFP[5:0] of RGBPRCTR command.

RGB I/F Mode	PCLK	DE	VS	HS	DB[23:0]	Register for Blanking Porch setting
RGB Mode 1	Used	Used	Used	Used	Used	Not Used
RGB Mode 2	Used	Not Used	Used	Used	Used	Used

Symbol Name PCLK Pixel clock		Description				
		Pixel clock for capturing pixels at display interface				
HS	Horizontal sync	Horizontal synchronization timing signal				
VS	Vertical sync	Vertical synchronization timing signal				
DE	Data enable	Data enable signal (assertion indicates valid pixels)				
DB[23:0]	23:0] Pixel data Pixel data in 16-bit, 18-bit and 24-bit format					

The interface signals of RGB interface

Part. No	KD028VG	REV	V1.0	Page 18 of 31	
	常备库存	长 期 供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	vlagus	NO MOQ	In Full Range



7.1.1 RGB Color Format

ST7701S supports two kinds of RGB interface, DE mode (mode 1) and HV mode (mode 2), and 16bit/18bit and 24 bit data format. When DE mode is selected and the VSYNC, DOTCLK, DE, D[17:0] pins can be used; when HV mode is selected and the VSYNC, HSYNC, DOTCLK, D[17:0] pins can be used. When using RGB interface, only serial interface can be selected.

Pad name	24 bits configuration		18 bits configuration VIPF[3:0]=0110		
	VIPF[3:0]=0111	MDT=0	MDT=1	VIPF[3:0]=0101	
DB[23]	R7	Not used	Not used	Not used	
DB[22]	R6	Not used	Not used	Not used	
DB[21]	R5	R5	Not used	Not used	
DB[20]	R4	R4	Not used	R4	
DB[19]	R3	R3	Not used	R3	
DB[18]	R2	R2	Not used	R2	
DB[17]	R1	R1	R5	R1	
DB[16]	R0	R0	R4	Ro	
DB[15]	G7	Not used	R3	Not used	
DB[14]	G6	Not used	R2	Not used	
DB[13]	G5	G5	R1	G5	
DB[12]	G4	G4	Ro	G4	
DB[11]	G3	G3	G5	G3	
DB[10]	G2	G2	G4	G2	
DB[09]	G1	G1	G3	G1	
DB[08]	G0	G0	G2	G0	
DB[07]	В7	Not used	G1	Not used	
DB[06]	B6	Not used	G0	Not used	
DB[05]	B5	B5	B5	Not used	
DB[04]	B4	B4	B4	B4	
DB[03]	В3	В3	В3	В3	
DB[02]	B2	B2	B2	B2	
DB[01]	B1	B1	B1	B1	
DB[00]	Во	Во	Во	Во	


The interface color mapping of RGB interface

		11 0			
Part. No	KD028VG	FPD047	REV	V1.0	Page 19 of 31
	常备库存	长期供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	sunnly	NO MOO	In Full Range



7.1.2 RGB Interface Definition

The display operation via the RGB interface is synchronized with the VSYNC, HSYNC, and DOTCLK signals. The data can be written only within the specified area with low power consumption by using window address function. The back porch and front porch are used to set the RGB interface timing.



DRAM Access Area by RGB Interface

Please refer to the following table for the setting limitation of RGB interface signals.

Parameter	Symbol	Min.	Тур.	Max.	Unit
DCLK frequency	FCLK		20		MHz
Horizontal Sync. Width	hpw	1	2	255	Clock
Horizontal Sync. Back Porch	hbp	1	12	255	Clock
Horizontal Sync. Front Porch	hfp	1	8		Clock
Vertical Sync. Width	vs	1	2	254	Line
Vertical Sync. Back Porch	vbp	1	12	254	Line
Vertical Sync. Front Porch	vfp	1	8		Line

Note:

^{1.} Typical value are related to the setting frame rate is 60Hz..

Part. No	KD028VGF	PD047	REV	V1.0	Page 20 of 31
	常备库存	长 期 供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	vlague	NO MOQ	In Full Range




7.1.3 RGB Interface Mode Selection

ST7701 supports two kinds of RGB interface, DE mode and HV mode. The table shown below uses command C3h to select RGB interface mode.

DE/Sync	RGB Mode
0	DE mode
1	HV mode

7.1.4 RGB Interface Timing

The timing chart of RGB interface DE mode is shown as follows.




Note: The setting of front porch and back porch in host must match that in IC as this mode.

	Timing Chart of Signals in RGB Interface DE Mode						
Part. No	KD028VGF	PD047	REV	V1.0	Page 21 of 31		
	常备库存	长 期 供	货	支持小量	品 种 齐 全		
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range		



The timing chart of RGB interface HV mode is shown as follows.



Timing chart of RGB interface HV mod

Part. No	KD028VGF	PD047	REV	V1.0	Page 22 of 31
	常备库存	长 期 供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range



8. LCD Module Out-Going Quality Level

8.1 VISUAL & FUNCTION INSPECTION STANDARD

8.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : 25±5℃

Humidity: 65%±10%RH


Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance:30-50cm



8.1.2 Definition



Zone A: Effective Viewing Area(Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A+Zone B) which can not be seen after assembly by customer

Zone D: IC Bonding Area

Note:As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer

Part. No	KD028VGF	PD047	REV	V1.0	Page 23 of 31
	常备库存	长 期 供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range



8.1.3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class $\, {\rm II} \,$ AQL:

Major defect	Minor defect
0.65	1.5

LCD: Liquid Crystal Display , LCM: Liquid Crystal Module,

No	Items to be inspected	Criteria	Classification of defect s
1	Functional defects		
2	Missing	Major	
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed, deformation and etc	
4	Color tone Color unevenness, refer to limited sample		
5	Spot/Line defect	Light dot,Dim spot,(Note1) Polarizer Air Bubble, Polarizer accidented spot and etc.	Minor
6	Soldering appearance	Good soldering, Peeling off is not allowed and etc.	
7	LCD/Polarizer	Black/White spot/line, scratch, crack, etc.	

Note1: a) Light dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern.

b) Dim dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture.

Part. No	KD028VGF	PD047	REV	V1.0	Page 24 of 31
	常备库存	长期供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOO	In Full Range




8.1.4 Criteria (Visual)

Number	Items	Criteria(mm)			
1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height	(1) The edge of LCD broken				
L: Length of IT		X Y Z			
O, T: Height of LCD		≤3.0mm			
	(2)LCD corner broken	X Y Z ≤3.0mm ≤L ≤T			
	(3) LCD crack	Crack Not allowed			

Part. No	KD028VGFI	PD047	REV	V1.0	Page 25 of 31
	常备库存	长 期 供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range





ight dot (black/white spot , pinhole, stain, etc.)								
Zono	Acceptable Qty							
Zone Size (mm)	А	В	С					
Ф≤0.15	Ignore							
0.15<Φ≤0.25	3(distance ≥ 10mm)	lar	noro					
0.25<Φ≤0.4	()		nore					
Ф>0.4								
<u> </u>	<u> </u>							

2 Dim spot (light leakage, dent, dark spot, etc)

Zone	Acceptable Qty				
Size (mm)	Α	В	С		
Ф≤0.15	Ignore				
0.15<Φ≤0.25	3(distance≧10mm) Ignore				
0.25<Φ≤0.4	2(distance≧10mm)				
Ф>0.4	0				

3 Polarizer accidented spot

Zone	A	cceptable Qty	
Size (mm)	Α	С	
Ф≤0.2	Igno		
0.2<Φ≤0.5	2(distance ≥ 10mm)		Ignore
Ф>0.5	0		

4 Polarizer Bubble

Zone	Acceptable Qty			
Size (mm)	АВ		С	
Ф≤0.2	Ignore			
0.2<Φ≤0.4	3(distance ≧ 10mm)		Ignore	
Ф>0.4	0		_	

Part. No	KD028VGF	PD047	REV	V1.0	Page 26 of 31
	常备库存	长期供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range

Stock For Sale Long Time supply



SHENZHEN SIA	KIEK EL	ECTRONIC TECHNOLOG	GY CO., LI	
3.0 LCD Pixel defect	Pixel bad po	ints		
	Item	Zone A	Acceptable Qt	
		Random	N≤2	
	Bright dot	2 dots adjacent	N≤0	
		3 dots adjacent	N≤0	
		Random	N≤2	
	Dark dot	2 dots adjacent	N≤0	
		3 dots adjacent	N≤0	
	Distance	 Minimum Distance Between Bright dots. Minimum Distance Between dark dots Minimum Distance Between dark and bright dot. 	5mm	
	Total bright and dark dot		N≤4	
	Note:		1	
	 A) Bright dot: Dots appear bright and unchanged in size in whi LCD panel is displaying under black pattern. B) Dark dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture. C) 2 dot adjacent = 1 pair = 2 dots Picture: 			
	2 dot adjacent		nt	
			nt (slant)	

Part. No	KD028VGFI	PD047	REV	V1.0	Page 27 of 31
	常备库存	长期供	货	支持小量	品 种 齐 全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range



	Line defect (LCD						
	/Polarizer backlight bla	Width(mm)	Length(m	Acce	ptable Q	ety	
	ck/white line, scratch,	vvidtri(IIIII)	m)	Α	В	С	
4.0	stain)	Ф≤0.05	Ignore	Ignore	:		
4.0		0.05 <w≤0.06< td=""><td>L≤4.0</td><td>N≤3</td><td></td><td>Ignore</td></w≤0.06<>	L≤4.0	N≤3		Ignore	
	W: width, L∶ length	0.06 <w≤0.08< td=""><td>L≤3.0</td><td>N≤2</td><td></td><td></td></w≤0.08<>	L≤3.0	N≤2			
	N : Count	W>0.08		Define as spo	t defect		
	Electronic Componen	Not allow missing parts, solderless connection, cold solder joint, mi					
5.0	ts SMT.	smatch. The positive and negative polarity opposite					
6.0	Display color& Brigh	Color: Measuring the color coordinates, The measurement standard according to the datasheet or samples.					
	tness. 2. Brightness: Measuring the brightness of White screen, The urement standard according to the datasheet or Samples.						
7.0	LCD Mura/Waving/	Not visible through 5% ND filter in 50% gray or judge by limit sample if necessary.					
	Hot spot						

Criteria (functional items)

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed

Part. No	KD028VGF	PD047	REV	V1.0	Page 28 of 31
	常备库存	长 期 供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range



9. Reliability Test Result

ltem	Condition	Inspection after test
High Temperature Operating	70°C,96H	
Low Temperature Operating	-20°C, 96HR	
High Temperature Storage	80°C, 96HR	Increation often 2. Abour
Low Temperature Storage	-30°C, 96HR	Inspection after 2~4hours storage at room temperature,
High Temperature & High	+60°C, 90% RH ,96 hours.	the sample shall be free from
Humidity Operating		defects:
Thermal Shock (Non-operation)	-10°C,30 min ↔ +60°C,30 min,	1.Air bubble in the LCD;
Themai enesit (non speraten)	Change time:5min 20CYC.	2.Non-display;
	C=150pF, R=330,5points/panel	3.Missing segments/line;
ESD test	Air:±8KV, 5times; Contact:±6KV, 5 times;	4.Glass crack;
	(Environment: 15°C~35°C, 30%~60%).	5.Current IDD is twice higher
		than initial value.
Vibration (Non-operation)	Sweep:10Hz~55Hz~10Hz 2 hours for each direction of	
	X.Y.Z. (6 hours for total) (Package condition).	
Box Drop Test	1 Corner 3 Edges 6 faces,80cm(MEDIUM BOX)	

Remark:

- 1. The test samples should be applied to only one test item.
- 2. Sample size for each test item is 5~10pcs.
- 3.For Damp Proof Test, Pure water(Resistance $> 10M\Omega$) should be used.
- 4.In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
- 5. Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.
- 6. The color fading mura of polarizing filter should not care.

Part. No	KD028VGFPD047		REV	V1.0	Page 29 of 31
	常备库存	长期供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	upply	NO MOQ	In Full Range



10. Cautions and Handling Precautions

10.1 Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.
- Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.
- If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
- Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence &6.2 Power Off Sequence


10.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
- It is highly recommended to store the module with temperature from 0 to 35 ℃ and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
- In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.

Part. No	KD028VGFPD047		REV	V1.0	Page 30 of 31
	常备库存	长期供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range



11. Packing



Part. No	KD028VGFPD047		REV	V1.0	Page 31 of 31
	常备库存	长期供	货	支持小量	品种齐全
	Stock For Sale	Long Time s	supply	NO MOQ	In Full Range