


Controller modulation commands per 2-ms control step
 SAC initial is nearly overlapped by SAC after fine-tune



Same Simulink switch-level scenario: topology2 balanced LVRT 0.90 pu / 60 ms. Initial SAC is drawn last with markers to reveal overlap.