






The screenshot shows a digital logic schematic in a software editor. The title bar indicates the project is 'mux1.v' and the current view is 'Schematic'. The circuit implements a 2-to-1 multiplexer using three 1-bit gates: two AND gates ('y0\_i' and 'y0\_i\_0') and one OR gate ('y\_i'). The inputs are 's0', 'a', and 'b'. The output is 'y'. The connections are as follows: 's0' is connected to the select input 'I0' of both AND gates. 'a' is connected to input 'I1' of 'y0\_i'. 'b' is connected to input 'I1' of 'y0\_i\_0'. The output of 'y0\_i' is connected to input 'I0' of 'y\_i'. The output of 'y0\_i\_0' is connected to input 'I1' of 'y\_i'. The output of 'y\_i' is 'y'.





## HALF SUBTRACTOR:



**FULL ADDER:**



## FULL SUBTRACTOR:



**UNIVERSAL:**