Introduction to I2C

Inter-Integrated Circuit(I2C) Protocol

Pronounced as

"I squared C " or " I two C "

What is I2C?

It is just a protocol to achieve serial data communication between integrated circuits (ICs) which are very close to each other. (but more serious protocol than SPI because companies have come forward to design a specification)

I2C protocol details (how data should sent, how data should received, how hand shaking should happen between sender and receiver, error handling,) are complex than SPI. (In other words SPI is simple protocol compared to I2C)

Difference between SPI and I2C

Specification





I2c is based on dedicated specification. The spec you can download from here https://www.nxp.com/docs/en/user-guide/UM10204.pdf
For SPI there is no dedicated spec but TI and Motorola have their own spec

Multi-Master Capability





I2C protocol is multi-master capable, whereas SPI has no guidelines to achieve this, but depends on MCU designers . STM SPI peripherals can be used in multi master configurations but arbitration should be handled by software code.

ACK






12C hardware automatically ACKs every byte received. SPI does not support any automatic ACKing.

Pins






I2C needs just 2 pins for the communication whereas SPI may need 4 pins and even more than that if multiple slaves are involved



SPI Consumes more pins when more slaves are involved

In I2C, you just need 2 pins to connect all the slaves and masters



Addressing





I 2C master talks to slaves based on slave addresses, whereas in SPI dedicated pin is used to select the slave.

Communication





I2C is half duplex, where is SPI is full duplex

Speed





For I2C the max speed is 4MHz in ultra speed plus.

For some STM microcontrollers the max speed is just 400KHz.

For SPI max speed is its Fpclk/2. That means if
the peripheral clock is 20MHz, then speed can be 10MHz

Slave's control over serial clock





In I2C slave can make master wait by holding the clock down if it's busy, thanks to clock stretching feature of I2C. But in SPI, slave has no control over clock, programmers may use their own tricks to overcome this situation.

Data rate

Data rate (number of bits transferred from sender to receiver in 1 sec) is very much lesser in I2C compared to SPI.


For example in STM32F4X if you have peripheral clock of 40MHz then in I2C you can achieve data rate of 400Kbps but in SPI it is 20Mbps.

So in the above scenario SPI is 50 times faster than I2C.

Definition of I²C-bus terminology

Term	Description	
Transmitter	the device which sends data to the bus	
Receiver	the device which receives data from the bus	
Master	the device which initiates a transfer, generates clock signals and terminates a transfer	
Slave	the device addressed by a master	
Multi-master	more than one master can attempt to control the bus at the same time without corrupting the message	
Arbitration	procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the winning message is not corrupted	
Synchronization	procedure to synchronize the clock signals of two or more devices	


In I2C, you just need 2 pins to connect all the slaves and masters



- ✓ The output stages of devices connected to the bus must have an open-drain or open-collector configuration
- ✓The bus capacitance limits the number of interfaces connected to the bus.


opyright © 2019 Bharati Sottware

12C: Pin Configuration



For proper functioning of the I2C bus pull up resistor value has to be calculated according to the I2C formula (will discuss later)

SCL



For proper functioning of the I2C bus pull up resistor value has to be calculated according to the I2C formula (will discuss loger)

SDA

Trouble shooting tip: When the bus is idle, both SDA and SCL are pulled to +Vdd

SDA & SCL **GND** 3.3V

Tip

Whenever you face problems in I2C, probe the SDA and SCL line after I2C initialization It must be held at HIGH (3.3 V or 1.8 V)depending up on IO voltage levels of your board)

12C Modes

Mode	Data rate	Notes Syright © 2
Standard Mode	Up to 100 Kbits/sec	Supported by STMf2F4x
Fast Mode	Up to 400Kbits/sec	Supported by STMf2F4x
Fast Mode +	Up to 1Mbits/sec	Supported by some STMf2F4x MCUs (refer RM)
High Speed mode	Up to 3.4 Mbits/sec	Not supported by F4x


Fast Mode/Standard Mode

- In standard mode communication data transfer rate can reach up to maximum of 100kbits/sec.
- Standard mode was the very first mode introduced when first i2c spec was released.
- Standard-mode devices, however, are not upward compatible; They cant communicate with devices of Fast mode or above.


Fast Mode

- Fast mode is a mode in i2c protocol, where devices can receive and transmit data up to 400 kbits/s.
- ► Fast-mode devices are downward-compatible and can communicate with Standard-mode devices in a 0 to 100 kbit/s I2C-bus system
- Standard-mode devices, however, are not upward compatible; they should not be incorporated in a Fast-mode I2C-bus system as they cannot follow the higher transfer rate and unpredictable states would occur.
- ► To achieve data transfer rate up to 400kbits/sec, you must put the i2c device in to fast mode

Basics of I2C Protocol



- ✓ Every byte put on the SDA line must be eight bits long.
- ✓ Each byte must be followed by an Acknowledge Bit
- ✓ Data is transferred with the Most Significant Bit (MSB) first




The first byte after the START procedure


START and STOP conditions

All transactions begin with a START (S) and are terminated by a STOP (P)


A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition.



I2C Protocol: Start condition timings



I2C Protocol: stop condition timings



Copyright © 2019 Bharati Software


Setup Time for Stop Condition ($t_{SU;STO}$) is measured as the time between 70% amplitude of the rising edge of SCL and 30% amplitude of a rising SDA signal during a stop condition.

Points to Remember

- START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition.
- ► The bus is considered to be free again a certain time after the STOP condition.
- ▶ When the bus is free another master(if present) can get the chance to claim the bus.
- ► The bus stays busy if a repeated START (Sr) is generated instead of a STOP condition.
- Most of the MCU's I2C peripherals support both master and slave mode. You need not to configure the mode because when the peripheral generates the start condition it automatically becomes the master and when it generates the stop condition it goes back to slave mode.


12C Protocol: Address Phase

12C Protocol: Address Phase



12C Protocol: ACK/NACK

12C Protocol: ACK



The Acknowledge signal is defined as follows:

The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse

- √The acknowledge takes place after every byte.
- ✓ The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent.
- √The master generates all clock pulses, including the acknowledge ninth clock pulse


12C Protocol: NACK



- ✓When SDA remains HIGH during this ninth clock pulse, this is defined as the Not Acknowledge signal.
- ✓The master can then generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer.

Data validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH Or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.




Master Writing data to slave

SCL

SDA









1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9

D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0

1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9

D7 D6 D5 D4 D3 D2 D1 D0

D7 D6 D5 D4 D3 D2 D1 D0

Master Reading data from slave

SCL

SDA















SCL

SDA




Repeated Start(S_r)

(Start again without Stop)




Master reading the contents of EEPROM at address 0x45


Without repeated start




With repeated start




I2C peripherals of your MCU






12C Driver Development



Driver API requirements and user configurable items



I2Cx Peripheral I2C_SCLSpeed

I2C_DeviceAddress

I2C_ACKControl

I2C_FMDutyCycle

Configurable items
For user application

Exercise:

- Create stm32f407xx_i2c_driver.c and stm32f407xx_i2c_driver.h
- 2. Add I2Cx related details to MCU specific header file
 - I2C peripheral register definition structure
 - II. I2Cx base address macros
 - III. I2Cx peripheral definition macros
 - IV. Macros to enable and disable I2Cx peripheral clock
 - Bit position definitions of I2C peripheral

I2C handle structure and configuration structure

Create Configuration and Handle structure

```
Configuration structure for I2Cx peripheral
typedef struct
    uint32 t I2C SCLSpeed;
    uint8 t I2C DeviceAddress;
    uint8 t I2C ACKControl;
    uint16 t I2C FMDutyCycle;
}I2C Config t;
*Handle structure for I2Cx peripheral
typedef struct
   I2C RegDef t *pI2Cx;
    I2C Config t I2C Config;
}I2C Handle t;
```

check comments

Implementation I2C_Init() API

Steps for I2C init (Generic)


- Configure the Mode (standard or fast)
- Configure the speed of the serial clock (SCL)
- 3. Configure the device address (Applicable when device is slave)
- 4. Enable the Acking
- 5. Configure the rise time for I2C pins (will discuss later)


All the above configuration must be done when the peripheral is disabled in the control register

12C Serial clock (SCL) control settings

In STM32F4x I2C peripheral, CR2 and CCR registers are used to control the I2C serial clock settings and other I2C timings like setup time and hold time







Example:

In SM Mode, generate a 100 kHz SCL frequency APB1 Clock (PCLK1) = 16MHz

- 1) Configure the mode in CCR register (15th bit)
- 2) Program FREQ field of CR2 with the value of PCLK1
- 3) Calculate and Program CCR value in CCR field of CCR register

$$T_{high(scl)} = CCR * T_{PCLK1}$$

 $T_{low(scl)} = CCR * T_{PCLK1}$

Example:


In FM Mode, generate a 200 kHz SCL frequency APB1 Clock (PCLK1) = 16MHz

- 1) Configure the mode in CCR register (15th bit)
- 2) Select the duty cycle of Fast mode SCL in CCR register (14th bit)
- 3) Program FREQ field of CR2 with the value of PCLK1
- 4) Calculate and Program CCR value in CCR field of CCR register

```
If DUTY = 0:

T_{high} = CCR * TPCLK1
T_{low} = 2 * CCR * TPCLK1
If DUTY = 1: (to reach 400 kHz)
T_{high} = 9 * CCR * TPCLK1
T_{low} = 16 * CCR * TPCLK1
```

12C Duty Cycle




12C Duty Cycle

 $T_{high(scl)} = CCR * T_{PCLK1}$ $T_{low(scl)} = CCR * T_{PCLK1}$

SM t_{high}



If DUTY = 0: $T_{high} = CCR * TPCLK1$ $T_{low} = 2 * CCR * TPCLK1$ If DUTY = 1: (to reach 400 kHz) $T_{high} = 9 * CCR * TPCLK1$ $T_{low} = 16 * CCR * TPCLK1$




Implementation 12C_MasterSendData API

Master sending data to slave

Transfer sequence diagram for master transmitter

7-bit master transmitter



Legend: S = Start, SR = Repeated start, P = stop, A = Acknowledge

EVx = Event (with interrupt if ITEVFEN = 1)

EV5: SB=1, cleared by reading SR1 register followed by writing DR register with address.

EV6: ADDR=1, cleared by reading SR1 register followed by reading SR2.

EV8_1: TxE=1, shift register empty, data register empty, write Data1 in DR.

EV8: TxE=1, shift register not empty, data register empty, cleared by writing DR register.

EV_2: TxE=1, BTF=1, Program stop request, TxE and BTF are cleared by hardware by the stop condition.

- 1. The EV5, EV6, EV9, EV8_1 and EV8_2 events stretch SCL low until the end of the corresponding software sequence.
- The EV8 event stretches SCL low if the software sequence is not complete before the end of the next byte transmission.

```
void I2C MasterSendData(I2C Handle t *pI2CHandle, uint8 t *pTxBuffer, uint8 t Len, uint8 t SlaveAddr, uint8 t Sr)
   //1. Generate the START condition
   //2. confirm that start generation is completed by checking the SB flag in the SR1
   // Note: Until SB is cleared SCL will be stretched (pulled to LOW)
   //3. Send the address of the slave with r/nw bit set to w(0) (total 8 bits )
   //4. Confirm that address phase is completed by checking the ADDR flag in teh SR1
   //5. clear the ADDR flag according to its software sequence
   // Note: Until ADDR is cleared SCL will be stretched (pulled to LOW)
   //6. send the data until Len becomes 0
   //7. when Len becomes zero wait for TXE=1 and BTF=1 before generating the STOP condition
   // Note: TXE=1 , BTF=1 , means that both SR and DR are empty and next transmission should begin
   // when BTF=1 SCL will be stretched (pulled to LOW)
   //8. Generate STOP condition and master need not to wait for the completion of stop condition.
        Note: generating STOP, automatically clears the BTF
```

Exercise:

I2C Master(STM) and I2C Slave(Arduino) communication.

When button on the master is pressed, master should send data to the Arduino slave connected. The data received by the Arduino will be displayed on the Arduino serial port.


- 1. Use I2C SCL = 100KHz(Standard mode)
- 2. Use internal pull resistors for SDA and SCL lines

Things you need

- 1.Arduino board
- 2. ST board
- 3. Some jumper wires
- 4. Bread board
- 5. 2 Pull up resistors of value 4.4K Ω (only if your pin doesn't support internal pull up resistors)



STEP-1 Connect Arduino and ST board SPI pins as shown



STEP-2

Power your Arduino board and download I2C Slave sketch to Arduino Sketch name: 001I2CSlaveRxString.ino

I2C pull up resistance, Rise time and Bus capacitance discussion

Pull-up Resistor(R_p) Calculation

R_p (min) is a function of VCC, VOL (max), and IOL:

$$R_{P}(min) = \frac{\left(V_{CC} - V_{OL}(max)\right)}{I_{OL}}$$

V_{OL} = LOW-level output voltage


 I_{OL} = LOW-level output current t_r = rise time of both SDA and SCL signals


 C_b = capacitive load for each bus line

The maximum pullup resistance is a function of the maximum rise time (tr):

$$R_{p}(max) = \frac{t_{r}}{\left(0.8473 \times C_{b}\right)}$$


Image taken from: http://www.ti.com/lit/an/slva704/slva704.pdf





Pulling the Bus Low With An Open-Drain Interface

Rise (t_r) and Fall (t_f) Times



t_r is defined as the amount of time taken by the rising edge to reach 70% amplitude from 30% amplitude for either SDA and SCL

I2C spec cares about t_r value and you have to respect it while calculating the pull up resistor value.


Higher value of pull up resistors (weak pull-ups) increases t_r value. (not acceptable if t_r crosses max. limit mentioned in the spec)

Lower value of pull up resistors (strong pull-ups) decreases t_r value (good) but they also lead higher current consumption (bad)

Using very high value of pull up resistors may cause issues like this where the pin may not able to cross the $V_{\rm IH}$ limit (Input Level High Voltage)



12C Bus Capacitance(C_b)



12C Bus Capacitance(C_b)

- ✓ Bus capacitance is a collection of individual pin capacitance wrt gnd, capacitance between the sda and scl, parasitic capacitance, capacitance added by the devices hanging on the bus, bus length (wire), dielectric material etc.
- ✓ Bus capacitance limits how long your i2c wiring can be and how many devices you can connect on the bus.
- ✓ For maximum allowed bus capacitance check the spec.

For Fast-mode I2C communication with the following parameters, calculate the pullup resistor value. Cb = 150 pF, VCC = 3.3 V


TRISE calculation

Copyright © 2019 Bharati Software

Clock Stretching

Clock Stretching

- Clock stretching pauses a transaction by holding the SCL line LOW.
- The transaction cannot continue until the line is released HIGH again. Clock stretching is optional and in fact, most slave devices do not include an SCL driver so they are unable to stretch the clock.
- Slaves can hold the SCL line LOW after reception and acknowledgment of byte to force the master into a wait state until the slave is ready for the next byte transfer in a type of handshake procedure
- ▶ If a slave cannot receive or transmit another complete byte of data until it has performed some other function, for example servicing an internal interrupt, it can hold the clock line SCL LOW to force the master into a wait state. Data transfer then continues when the slave is ready for another byte of data and releases clock line SCL.



The slave is not ready for more data, so it buys time by holding the clock low.


The master will wait for the clock line to be released before proceeding to the next frame

Implementation I2C_MasterReceiveData API

Master Receiving data from slave

Transfer sequence diagram for master receiver

7-bit master receiver



Legend: S= Start, S_r = Repeated Start, P= Stop, A= Acknowledge, NA= Non-acknowledge,

EVx= Event (with interrupt if ITEVFEN=1)

EV5: SB=1, cleared by reading SR1 register followed by writing DR register.

EV6: ADDR=1, cleared by reading SR1 register followed by reading SR2. In 10-bit master receiver mode, this sequence should be followed by writing CR2 with START = 1.

In case of the reception of 1 byte, the Acknowledge disable must be performed during EV6 event, i.e. before clearing ADDR flag.

EV7: RxNE=1 cleared by reading DR register.


EV7_1: RxNE=1 cleared by reading DR register, program ACK=0 and STOP request

- If a single byte is received, it is NA.
- 2. The EV5, EV6 and EV9 events stretch SCL low until the end of the corresponding software sequence.
- 3. The EV7 event stretches SCL low if the software sequence is not completed before the end of the next byte reception.
- 4. The E∀7_1 software sequence must be completed before the ACK pulse of the current byte transfer.

Master Receiving 1 byte from slave

Transfer sequence diagram for master receiver

7-bit master receiver



Legend: S= Start, S_r = Repeated Start, P= Stop, A= Acknowledge, NA= Non-acknowledge,

EVx= Event (with interrupt if ITEVFEN=1)

EV5: SB=1, cleared by reading SR1 register followed by writing DR register.

EV6: ADDR=1, cleared by reading SR1 register followed by reading SR2. In 10-bit master receiver mode, this sequence should be followed by writing CR2 with START = 1.


In case of the reception of 1 byte, the Acknowledge disable must be performed during EV6 event, i.e. before clearing ADDR flag.

EV7: RxNE=1 cleared by reading DR register.

EV7_1: RxNE=1 cleared by reading DR register, program ACK=0 and STOP request

- If a single byte is received, it is NA.
- 2. The EV5, EV6 and EV9 events stretch SCL low until the end of the corresponding software sequence.
- 3. The EV7 event stretches SCL low if the software sequence is not completed before the end of the next byte reception.
- 4. The EV7_1 software sequence must be completed before the ACK pulse of the current byte transfer.

Master Receiving more than 1 byte



Exercise:

I2C Master(STM) and I2C Slave(Arduino) communication.

When button on the master is pressed, master should read and display data from Arduino Slave connected. First master has to get the length of the data from the slave to read subsequent data from the slave.

- 1. Use I2C SCL = 100KHz(Standard mode)
- 2. Use internal pull resistors for SDA and SCL lines


Copyright

Things you need

- 1.Arduino board
- 2. ST board
- 3. Some jumper wires
- 4. Bread board
- 5. 2 Pull up resistors of value 4.7K Ω (only if your pin doesn't support internal pull up resistors)



STEP-1 Connect Arduino and ST board SPI pins as shown



STEP-2

Power your Arduino board and download I2C Slave sketch to Arduino Sketch name: 002I2CSlaveTxString.ino

Procedure to read the data from Arduino Slave

1


Master sends command code 0x51 to read the length(1 byte) of the data from the slave

2


Master sends command code 0x52 to read the complete data from the slave

I2C transactions to read the 1 byte length information from slave

Data Write— Master sending command to slave




Data Read— Master reading response from the slave




I2C transactions to read "length" bytes of data from the slave

Data Write— Master sending command to slave



Data Read— Master reading response from the slave



START

Reset both the boards

Wait for button press on the master

Master first sends command code 0x51 to slave (to read length)

Master reads "length" from slave (1 byte)

Master reads "length" number of bytes from the slave

Master display the data received using printf (semihosting)

END